



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Discontinued at Digi-Key
Core Processor	ARM® Cortex®-M3
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	I ² C, IrDA, SmartCard, SPI, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	50
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.98V ~ 3.8V
Data Converters	A/D 8x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/silicon-labs/efm32lg332f256g-e-qfp64r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Module	Configuration	Pin Connections							
ACMP1	Full configuration	ACMP1_CH[7:0], ACMP1_O							
VCMP	Full configuration	NA							
ADC0	Full configuration	ADC0_CH[7:0]							
DAC0	Full configuration	DAC0_OUT[1:0], DAC0_OUTxALT							
OPAMP	Full configuration	Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx							
AES	Full configuration	NA							
GPIO	81 pins	Available pins are shown in 5.20.3 GPIO Pinout Overview							
LCD	Full configuration	LCD_SEG[33:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT							



Figure 4.24. Differential Non-Linearity (DNL)

4.13 Analog Comparator (ACMP)

Table 4.17. ACMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V _{ACMPIN}		0	—	V _{DD}	V
Input bias current	I ACMPBIASIN	VSS < VIN < VDD	-40	—	40	nA
Input offset current	I _{ACMPOFFSETIN}	VSS < VIN < VDD	-40	—	40	nA
ACMP Common Mode voltage range	VACMPCM		0		V _{DD}	V
Active current	I _{ACMP}	BIASPROG=0b0000, FULL- BIAS=0 and HALFBIAS=1 in ACMPn_CTRL register	_	0.1 ¹	0.4 ¹	μA
		BIASPROG=0b1111, FULL- BIAS= 0 and HALFBIAS=0 in ACMPn_CTRL register	_	2.87 ¹	15 ¹	μA
		BIASPROG=0b1111, FULL- BIAS= 1 and HALFBIAS=0 in ACMPn_CTRL register	_	195 ¹	520 ¹	μA
		BIASPROG=0b0100, FULL- BIAS=0, HALFBIAS=1 in ACMPn_CTRL register	_	0.8 ¹	2.2 ¹	μA
		BIASPROG=0b1111, FULL- BIAS=0, HALFBIAS=1 in- ACMPn_CTRL register	_	2.7 ¹	8.1 ¹	μA
Current consumption of internal voltage reference	I _{ACMPREF}	Internal voltage reference off. Using external voltage refer- ence	_	0	_	μA
		Internal voltage reference	_	5	_	μA





Table 4.21.	EBI Read	Enable	Related	Output	Timing
-------------	----------	--------	---------	--------	--------

Parameter	Symbol	Min	Тур	Max	Unit
Output hold time, from trailing EBI_REn/EBI_NANDREn edge to EBI_AD, EBI_A, EBI_CSn, EBI_BLn invalid	t _{OH_REn} ^{1 2 3 4}	-10.00 + (RDHOLD × t _{HFCORECLK})		_	ns
Output setup time, from EBI_AD, EBI_A, EBI_CSn, EBI_BLn valid to leading EBI_REn/ EBI_NANDREn edge	t _{OSU_REn} ^{1 2 3 4 5}	-10.00 + (RDSETUP × t _{HFCORECLK})	_	_	ns
EBI_REn pulse width	t _{WIDTH_REn} 123456	-9.00 + ((RDSTRB + 1) × t _{HFCORECLK})	_		ns

Note:

- 1. Applies for all addressing modes (figure only shows D8A8. Output timing for EBI_AD only applies to multiplexed addressing modes D8A24ALE and D16A16ALE)
- 2. Applies for both EBI_REn and EBI_NANDREn (figure only shows EBI_REn)
- 3. Applies for all polarities (figure only shows active low signals)
- 4. Measurement done at 10% and 90% of V_{DD} (figure shows 50% of $V_{\text{DD}})$
- 5. The figure shows the timing for the case that the half strobe length functionality is not used, i.e. HALFRE=0. The leading edge of EBI_REn can be moved to the right by setting HALFRE=1. This decreases the length of t_{WIDTH_REn} and increases the length of t_{OSU_REn} by $1/2 \times t_{HFCLKNODIV}$.
- 6. When page mode is used, RDSTRB is replaced by RDPA for page hits.





Table 4.28. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period	t _{SCLK} ¹²		2 × t _{HFPERCLK}	—	_	ns
CS to MOSI	t _{CS_MO} ¹²		-2.00		2.00	ns
SCLK to MOSI	t _{SCLK_MO} ¹²		-1.00	—	3.00	ns
MISO setup time	t _{SU_MI} ^{1 2}	IOVDD = 3.0 V	36.00		_	ns
MISO hold time	t _{H_MI} ^{1 2}		-6.00		_	ns
Note:						

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

2. Measurement done at 10% and 90% of V_{DD} (figure shows 50% of $V_{\text{DD}})$

Table 4.29. SPI Master Timing with SSSEARLY and SMSDELAY

Parameter	Symbol	Test Condition	Min	Тур	Мах	Unit
SCLK period	t _{SCLK} ¹²		2 × t _{HFPERCLK}	_	_	ns
CS to MOSI	t _{CS_MO} ¹²		-2.00	_	2.00	ns
SCLK to MOSI	t _{SCLK_MO} ¹²		-1.00	_	3.00	ns
MISO setup time	t _{SU_MI} ^{1 2}	IOVDD = 3.0 V	-32.00	_	_	ns
MISO hold time	t _{H_MI} ^{1 2}		63.00		—	ns

Note:

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)

2. Measurement done at 10% and 90% of V_{DD} (figure shows 50% of V_{DD})

Alternate			l		N			
Functionality	0	1	2	3	4	5	6	Description
ADC0_CH7	PD7							Analog to digital converter ADC0, input channel number 7.
BOOT_RX	PE11							Bootloader RX.
BOOT_TX	PE10							Bootloader TX.
BU_STAT	PE3							Backup Power Domain status, whether or not the system is in backup mode
BU_VIN	PD8							Battery input for Backup Power Domain
BU_VOUT	PE2							Power output for Backup Power Domain
CMU_CLK0	PA2	PC12	PD7					Clock Management Unit, clock output number 0.
CMU_CLK1	PA1	PD8	PE12					Clock Management Unit, clock output number 1.
OPAMP_N0	PC5							Operational Amplifier 0 external negative input.
OPAMP_N1	PD7							Operational Amplifier 1 external negative input.
OPAMP_N2	PD3							Operational Amplifier 2 external negative input.
DAC0_OUT0 / OPAMP_OUT0	PB11							Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0.
DAC0_OUT0ALT OPAMP_OUT0A LT	/ PC0	PC1	PC2	PC3	PD0			Digital to Analog Converter DAC0_OUT0ALT / OPAMP alternative output for channel 0.
DAC0_OUT1 / OPAMP_OUT1	PB12							Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1.
DAC0_OUT1ALT OPAMP_OUT1A LT	/ PC12	PC13	PC14	PC15	PD1			Digital to Analog Converter DAC0_OUT1ALT / OPAMP alternative output for channel 1.
OPAMP_OUT2	PD5	PD0						Operational Amplifier 2 output.
OPAMP_P0	PC4							Operational Amplifier 0 external positive input.
OPAMP_P1	PD6							Operational Amplifier 1 external positive input.
OPAMP_P2	PD4							Operational Amplifier 2 external positive input.
								Debug-interface Serial Wire clock input.
DBG_SWCLK	PF0	PF0	PF0	PF0				Note that this function is enabled to pin out of reset, and has a built-in pull down.
								Debug-interface Serial Wire data input / output.
DBG_SWDIO	PF1	PF1	PF1	PF1				Note that this function is enabled to pin out of reset, and has a built-in pull up.
								Debug-interface Serial Wire viewer Output.
DBG_SWO	PF2	PC15	PD1	PD2				Note that this function is not enabled after reset, and must be enabled by software to be used.
EBI_A00	PA12	PA12	PA12					External Bus Interface (EBI) address output pin 00.
EBI_A01	PA13	PA13	PA13					External Bus Interface (EBI) address output pin 01.
EBI_A02	PA14	PA14	PA14					External Bus Interface (EBI) address output pin 02.
EBI_A03	PB9	PB9	PB9					External Bus Interface (EBI) address output pin 03.

Alternate			L	OCATIO.	N			
Functionality	0	1	2	3	4	5	6	Description
US2_TX	PC2	PB3						USART2 Asynchronous Transmit.Also used as re- ceive input in half duplex communication. USART2 Synchronous mode Master Output / Slave Input (MOSI).

5.3.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32LG280 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

Table 5.9.	GPIO Pinout
------------	--------------------

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	PA15	PA14	PA13	PA12	PA11	PA10	PA9	PA8	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Port B	_	PB14	PB13	PB12	PB11	PB10	PB9	PB8	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
Port C	PC15	PC14	PC13	PC12	PC11	PC10	PC9	PC8	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0
Port D	_	_	_	PD12	PD11	PD10	PD9	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
Port E	PE15	PE14	PE13	PE12	PE11	PE10	PE9	PE8	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
Port F	_						PF9	PF8	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0

5.3.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG280 is shown in the following figure.



Figure 5.6. Opamp Pinout

Alternate	LOCATION							
Functionality	0	1	2	3	4	5	6	Description
TIM1_CC0	PC13	PE10	PB0	PB7	PD6			Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	PC14	PE11	PB1	PB8	PD7			Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	PC15	PE12	PB2	PB11	PC13			Timer 1 Capture Compare input / output channel 2.
TIM2_CC0	PA8	PA12	PC8					Timer 2 Capture Compare input / output channel 0.
TIM2_CC1	PA9	PA13	PC9					Timer 2 Capture Compare input / output channel 1.
TIM2_CC2	PA10	PA14	PC10					Timer 2 Capture Compare input / output channel 2.
TIM3_CC0	PE14	PE0						Timer 3 Capture Compare input / output channel 0.
TIM3_CC1	PE15	PE1						Timer 3 Capture Compare input / output channel 1.
TIM3_CC2	PA15	PE2						Timer 3 Capture Compare input / output channel 2.
U0_RX	PF7	PE1	PA4	PC15				UART0 Receive input.
U0_TX	PF6	PE0	PA3	PC14				UART0 Transmit output. Also used as receive input in half duplex communication.
U1_RX	PC13		PB10	PE3				UART1 Receive input.
U1_TX	PC12		PB9	PE2				UART1 Transmit output. Also used as receive input in half duplex communication.
US0_CLK	PE12	PE5	PC9	PC15	PB13	PB13		USART0 clock input / output.
US0_CS	PE13	PE4	PC8	PC14	PB14	PB14		USART0 chip select input / output.
								USART0 Asynchronous Receive.
US0_RX	PE11	PE6	PC10	PE12	PB8	PC1		USART0 Synchronous mode Master Input / Slave Output (MISO).
	DE40		D011	DE40	007	DOD		USART0 Asynchronous Transmit. Also used as receive input in half duplex communication.
050_1X	PEIU	PE7	PCTT	PEI3	РВЛ	PCU		USART0 Synchronous mode Master Output / Slave Input (MOSI).
US1_CLK	PB7	PD2	PF0					USART1 clock input / output.
US1_CS	PB8	PD3	PF1					USART1 chip select input / output.
								USART1 Asynchronous Receive.
US1_RX	PC1	PD1	PD6					USART1 Synchronous mode Master Input / Slave Output (MISO).
	DCO	DD0						USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.
	PCU	PDU	PDI					USART1 Synchronous mode Master Output / Slave Input (MOSI).
US2_CLK	PC4	PB5						USART2 clock input / output.
US2_CS	PC5	PB6						USART2 chip select input / output.
								USART2 Asynchronous Receive.
US2_RX	PC3	PB4						USART2 Synchronous mode Master Input / Slave Output (MISO).

Alternate					N			
Functionality	0	1	2	3	4	5	6	Description
HFXTAL_N	PB14							High Frequency Crystal negative pin. Also used as external optional clock input pin.
HFXTAL_P	PB13							High Frequency Crystal positive pin.
I2C0_SCL	PA1	PD7	PC7		PC1	PF1	PE13	I2C0 Serial Clock Line input / output.
I2C0_SDA	PA0	PD6	PC6		PC0	PF0	PE12	I2C0 Serial Data input / output.
I2C1_SCL	PC5	PB12						I2C1 Serial Clock Line input / output.
I2C1_SDA	PC4	PB11						I2C1 Serial Data input / output.
LES_ALTEX0	PD6							LESENSE alternate exite output 0.
LES_ALTEX1	PD7							LESENSE alternate exite output 1.
LES_ALTEX2	PA3							LESENSE alternate exite output 2.
LES_ALTEX3	PA4							LESENSE alternate exite output 3.
LES_ALTEX4	PA5							LESENSE alternate exite output 4.
LES_ALTEX5	PE11							LESENSE alternate exite output 5.
LES_ALTEX6	PE12							LESENSE alternate exite output 6.
LES_ALTEX7	PE13							LESENSE alternate exite output 7.
LES_CH0	PC0							LESENSE channel 0.
LES_CH1	PC1							LESENSE channel 1.
LES_CH2	PC2							LESENSE channel 2.
LES_CH3	PC3							LESENSE channel 3.
LES_CH4	PC4							LESENSE channel 4.
LES_CH5	PC5							LESENSE channel 5.
LES_CH6	PC6							LESENSE channel 6.
LES_CH7	PC7							LESENSE channel 7.
LES_CH8	PC8							LESENSE channel 8.
LES_CH9	PC9							LESENSE channel 9.
LES_CH10	PC10							LESENSE channel 10.
LES_CH11	PC11							LESENSE channel 11.
LETIM0_OUT0	PD6	PB11	PF0	PC4				Low Energy Timer LETIM0, output channel 0.
LETIM0_OUT1	PD7	PB12	PF1	PC5				Low Energy Timer LETIM0, output channel 1.
LEU0_RX	PD5	PB14	PE15	PF1	PA0			LEUART0 Receive input.
LEU0_TX	PD4	PB13	PE14	PF0	PF2			LEUART0 Transmit output. Also used as receive in- put in half duplex communication.
LEU1_RX	PC7	PA6						LEUART1 Receive input.
LEU1_TX	PC6	PA5						LEUART1 Transmit output. Also used as receive in- put in half duplex communication.
LFXTAL_N	PB8							Low Frequency Crystal (typically 32.768 kHz) nega- tive pin. Also used as an optional external clock in- put pin.

5.7.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG332 is shown in the following figure.



Figure 5.14. Opamp Pinout

CSP8	31 Pin# and Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	Communication	Other					
J6	AVDD_1	Analog power supply 1.	Analog power supply 1.						
J7	RESETn	Reset input, active low. T low during reset, and let t	o apply an external reset s he internal pull-up ensure	source to this pin, it is requi that reset is released.	red to only drive this pin				
J8	PB8	LFXTAL_N	LFXTAL_N TIM1_CC1 #3 US0_RX #4 US1_CS #0						
J9	PB7	LFXTAL_P	TIM1_CC0 #3	US0_TX #4 US1_CLK #0					

QFP6	64 Pin# and Name		ionality / Description		
Pin #	Pin Name	Analog	Timers	Communication	Other
28	PD0	ADC0_CH0 DAC0_OUT0ALT #4/ OPAMP_OUT0ALT OPAMP_OUT2 #1	PCNT2_S0IN #0	US1_TX #1	
29	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT	TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2
30	PD2	ADC0_CH2	TIM0_CC1 #3	US1_CLK #1	DBG_SWO #3
31	PD3	ADC0_CH3 OPAMP_N2	TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2
32	PD4	ADC0_CH4 OPAMP_P2		LEU0_TX #0	ETM_TD2 #0/2
33	PD5	ADC0_CH5 OPAMP_OUT2 #0		LEU0_RX #0	ETM_TD3 #0/2
34	PD6	ADC0_CH6 OPAMP_P1	TIM1_CC0 #4 LE- TIM0_OUT0 #0 PCNT0_S0IN #3	US1_RX #2 I2C0_SDA #1	LES_ALTEX0 #0 ACMP0_O #2 ETM_TD0 #0
35	PD7	ADC0_CH7 OPAMP_N1	TIM1_CC1 #4 LE- TIM0_OUT1 #0 PCNT0_S1IN #3	US1_TX #2 I2C0_SCL #1	CMU_CLK0 #2 LES_ALTEX1 #0 ACMP1_O #2 ETM_TCLK #0
36	PD8	BU_VIN			CMU_CLK1 #1
37	PC6	ACMP0_CH6		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2
38	PC7	ACMP0_CH7		LEU1_RX #0 I2C0_SCL #2	LES_CH7 #0 ETM_TD0 #2
39	VDD_DREG	Power supply for on-chip	voltage regulator.		
40	DECOUPLE	Decouple output for on-ch at this pin.	ip voltage regulator. An e	xternal capacitance of size	C _{DECOUPLE} is required
41	PE4	LCD_COM0		US0_CS #1	
42	PE5	LCD_COM1		US0_CLK #1	
43	PE6	LCD_COM2		US0_RX #1	
44	PE7	LCD_COM3		US0_TX #1	
45	PC12	ACMP1_CH4 DAC0_OUT1ALT #0/ OPAMP_OUT1ALT			CMU_CLK0 #1 LES_CH12 #0
46	PC13	ACMP1_CH5 DAC0_OUT1ALT #1/ OPAMP_OUT1ALT	TIM0_CDTI0 #1/3 TIM1_CC0 #0 TIM1_CC2 #4 PCNT0_S0IN #0		LES_CH13 #0
47	PC14	ACMP1_CH6 DAC0_OUT1ALT #2/ OPAMP_OUT1ALT	TIM0_CDTI1 #1/3 TIM1_CC1 #0 PCNT0_S1IN #0	US0_CS #3	LES_CH14 #0
48	PC15	ACMP1_CH7 DAC0_OUT1ALT #3/ OPAMP_OUT1ALT	TIM0_CDTI2 #1/3 TIM1_CC2 #0	US0_CLK #3	LES_CH15 #0 DBG_SWO #1
49	PF0		TIM0_CC0 #5 LE- TIM0_OUT0 #2	US1_CLK #2 LEU0_TX #3 I2C0_SDA #5	DBG_SWCLK #0/1/2/3

QFP6	FP64 Pin# and Name Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog Timers		Communication	Other			
50	PF1		TIM0_CC1 #5 LE- TIM0_OUT1 #2	US1_CS #2 LEU0_RX #3 I2C0_SCL #5	DBG_SWDIO #0/1/2/3 GPIO_EM4WU3			
51	PF2	LCD_SEG0	TIM0_CC2 #5	LEU0_TX #4	ACMP1_O #0 DBG_SWO #0 GPIO_EM4WU4			
52	PF3	LCD_SEG1	TIM0_CDTI0 #2/5		PRS_CH0 #1 ETM_TD3 #1			
53	PF4	LCD_SEG2	TIM0_CDTI1 #2/5		PRS_CH1 #1			
54	PF5	LCD_SEG3	TIM0_CDTI2 #2/5		PRS_CH2 #1			
55	IOVDD_5	Digital IO power supply 5.						
56	VSS	Ground.						
57	PE8	LCD_SEG4	PCNT2_S0IN #1		PRS_CH3 #1			
58	PE9	LCD_SEG5	PCNT2_S1IN #1					
59	PE10	LCD_SEG6	TIM1_CC0 #1	US0_TX #0	BOOT_TX			
60	PE11	LCD_SEG7	TIM1_CC1 #1	US0_RX #0	LES_ALTEX5 #0 BOOT_RX			
61	PE12	LCD_SEG8	TIM1_CC2 #1	US0_RX #3 US0_CLK #0 I2C0_SDA #6	CMU_CLK1 #2 LES_ALTEX6 #0			
62	PE13	LCD_SEG9		US0_TX #3 US0_CS #0 I2C0_SCL #6	LES_ALTEX7 #0 ACMP0_O #0 GPIO_EM4WU5			
63	PE14	LCD_SEG10	TIM3_CC0 #0	LEU0_TX #2				
64	PE15	LCD_SEG11	TIM3_CC1 #0	LEU0_RX #2				

LQF	P100 Pin# and Name	Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other		
99	PE15	LCD_SEG11	EBI_AD07 #0/1/2	TIM3_CC1 #0	LEU0_RX #2			
100	PA15	LCD_SEG12	EBI_AD08 #0/1/2	TIM3_CC2 #0				

BG	A120 Pin# and Name	Pin Alternate Functionality / Description							
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other			
F11	PE7	LCD_COM3	EBI_A14 #0/1/2		US0_TX #1				
F12	PC8	ACMP1_CH0	EBI_A15 #0/1/2	TIM2_CC0 #2	US0_CS #2	LES_CH8 #0			
F13	PC9	ACMP1_CH1	EBI_A09 #1/2	TIM2_CC1 #2	US0_CLK #2	LES_CH9 #0 GPIO_EM4WU2			
G1	PB3	LCD_SEG20/ LCD_COM4	EBI_A19 #0/1/2	PCNT1_S0IN #1	US2_TX #1				
G2	PB4	LCD_SEG21/ LCD_COM5	EBI_A20 #0/1/2	PCNT1_S1IN #1	US2_RX #1				
G3	IOVDD_2	Digital IO power supp	ly 2.						
G11	PE0		EBI_A07 #0/1/2	TIM3_CC0 #1 PCNT0_S0IN #1	U0_TX #1 I2C1_SDA #2				
G12	PE1		EBI_A08 #0/1/2	TIM3_CC1 #1 PCNT0_S1IN #1	U0_RX #1 I2C1_SCL #2				
G13	PE3	BU_STAT	EBI_A10 #0		U1_RX #3	ACMP1_O #1			
H1	PB5	LCD_SEG22/ LCD_COM6	EBI_A21 #0/1/2		US2_CLK #1				
H2	PB6	LCD_SEG23/ LCD_COM7	EBI_A22 #0/1/2		US2_CS #1				
H3	VSS	Ground.							
H11	VDD_DREG	Power supply for on-chip voltage regulator.							
H12	PE2	BU_VOUT	EBI_A09 #0	TIM3_CC2 #1	U1_TX #3	ACMP0_O #1			
H13	PC7	ACMP0_CH7	EBI_A06 #0/1/2		LEU1_RX #0 I2C0_SCL #2	LES_CH7 #0 ETM_TD0 #2			
J1	PD14				I2C0_SDA #3				
J2	PD15				I2C0_SCL #3				
J3	VSS	Ground.							
J11	IOVDD_3	Digital IO power supp	ly 3.						
J12	PC6	ACMP0_CH6	EBI_A05 #0/1/2		LEU1_TX #0 I2C0_SDA #2	LES_CH6 #0 ETM_TCLK #2			
J13	DECOUPLE	Decouple output for c pin.	n-chip voltage regulat	or. An external capaci	tance of size C _{DECOUF}	_{PLE} is required at this			
К1	PC0	ACMP0_CH0 DAC0_OUT0ALT #0/ OPAMP_OUT0ALT	EBI_A23 #0/1/2	TIM0_CC1 #4 PCNT0_S0IN #2	US0_TX #5 US1_TX #0 I2C0_SDA #4	LES_CH0 #0 PRS_CH2 #0			
К2	PC1	ACMP0_CH1 DAC0_OUT0ALT #1/ OPAMP_OUT0ALT	EBI_A24 #0/1/2	TIM0_CC2 #4 PCNT0_S1IN #2	US0_RX #5 US1_RX #0 I2C0_SCL #4	LES_CH1 #0 PRS_CH3 #0			
К3	IOVDD_4	Digital IO power supp	ly 4						
K11	VSS	Ground.							
K12	VSS	Ground.							

Alternate			L	OCATIO.	N			
Functionality	0	1	2	3	4	5	6	Description
LCD_BCAP_N	PA13							LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, con- nect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BCAP_P	PA12							LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, con- nect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.
LCD_BEXT	PA14							LCD voltage booster (optional), boost output. If us- ing the LCD voltage booster, connect a 1 uF capaci- tor between this pin and VSS. An external LCD voltage may also be applied to this pin if the booster is not enabled.
								this pin may be left unconnected or used as a GPIO.
LCD_COM0	PE4							LCD driver common line number 0.
LCD_COM1	PE5							LCD driver common line number 1.
LCD_COM2	PE6							LCD driver common line number 2.
LCD_COM3	PE7							LCD driver common line number 3.
LCD_SEG0	PF2							LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG3	PF5							LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.
LCD_SEG4	PE8							LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9							LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10							LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG7	PE11							LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG8	PE12							LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG9	PE13							LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14							LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15							LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG12	PA15							LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0							LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1							LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.

BG	A112 Pin# and Name	12 Pin# and Name Pin Alternate Functionality / Description						
Pin #	Pin Name	Analog	EBI	Timers	Communication	Other		
J3	PD15				I2C0_SCL #3			
J4	PA12	LCD_BCAP_P	EBI_A00 #0/1/2	TIM2_CC0 #1				
J5	PA9	LCD_SEG37	EBI_DTEN #0/1/2	TIM2_CC1 #0				
J6	PA10	LCD_SEG38	EBI_VSNC #0/1/2	TIM2_CC2 #0				
J7	PB9		EBI_A03 #0/1/2		U1_TX #2			
J8	PB10		EBI_A04 #0/1/2		U1_RX #2			
J9	PD2	ADC0_CH2	EBI_A27 #0/1/2	TIM0_CC1 #3	USB_DMPU #0 US1_CLK #1	DBG_SWO #3		
J10	PD3	ADC0_CH3 OPAMP_N2		TIM0_CC2 #3	US1_CS #1	ETM_TD1 #0/2		
J11	PD4	ADC0_CH4 OPAMP_P2			LEU0_TX #0	ETM_TD2 #0/2		
К1	PB7	LFXTAL_P		TIM1_CC0 #3	US0_TX #4 US1_CLK #0			
K2	PC4	ACMP0_CH4 OPAMP_P0	EBI_A26 #0/1/2	TIM0_CDTI2 #4 LE- TIM0_OUT0 #3 PCNT1_S0IN #0	US2_CLK #0 I2C1_SDA #0	LES_CH4 #0		
К3	PA13	LCD_BCAP_N	EBI_A01 #0/1/2	TIM2_CC1 #1				
K4	VSS	Ground.		· · · · · ·				
K5	PA11	LCD_SEG39	EBI_HSNC #0/1/2					
K6	RESETn	Reset input, active lo during reset, and let t	w. To apply an externa he internal pull-up ens	al reset source to this p sure that reset is releas	in, it is required to onl ed.	y drive this pin low		
K7	AVSS_1	Analog ground 1.						
K8	AVDD_2	Analog power supply	2.					
K9	AVDD_1	Analog power supply	1.					
K10	AVSS_0	Analog ground 0.						
K11	PD1	ADC0_CH1 DAC0_OUT1ALT #4/ OPAMP_OUT1ALT		TIM0_CC0 #3 PCNT2_S1IN #0	US1_RX #1	DBG_SWO #2		
L1	PB8	LFXTAL_N		TIM1_CC1 #3	US0_RX #4 US1_CS #0			
L2	PC5	ACMP0_CH5 OPAMP_N0	EBI_NANDWEn #0/1/2	LETIM0_OUT1 #3 PCNT1_S1IN #0	US2_CS #0 I2C1_SCL #0	LES_CH5 #0		
L3	PA14	LCD_BEXT	EBI_A02 #0/1/2	TIM2_CC2 #1				
L4	IOVDD_1	Digital IO power supp	ly 1.	· I				
L5	PB11	DAC0_OUT0 / OPAMP_OUT0			I2C1_SDA #1			
L6	PB12	DAC0_OUT1 / OPAMP_OUT1		LETIM0_OUT1 #1	I2C1_SCL #1			
L7	AVSS_2	Analog ground 2.		· · · · · · · · · · · · · · · · · · ·				

Alternate			L	OCATIO	N			
Functionality	0	1	2	3	4	5	6	Description
LCD_SEG4	PE8							LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG5	PE9							LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG6	PE10							LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG7	PE11							LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.
LCD_SEG8	PE12							LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG9	PE13							LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG10	PE14							LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG11	PE15							LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.
LCD_SEG12	PA15							LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG13	PA0							LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG14	PA1							LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG15	PA2							LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.
LCD_SEG16	PA3							LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG17	PA4							LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG18	PA5							LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG19	PA6							LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.
LCD_SEG20/ LCD_COM4	PB3							LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4
LCD_SEG21/ LCD_COM5	PB4							LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5
LCD_SEG22/ LCD_COM6	PB5							LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6
LCD_SEG23/ LCD_COM7	PB6							LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7
LCD_SEG24	PF6							LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.

7.2 BGA120 PCB Layout



Figure 7.2. BGA120 PCB Land Pattern

Table 7.1. BGA120 PCB Land Pattern Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.25
b	0.50
d	6.00
e	6.00





Table 7.2. BGA120 PCB Solder Mask Dimensions (Dimensions in mm)

Symbol	Dim. (mm)
а	0.35
b	0.50
d	6.00
e	6.00

9. LQFP100 Package Specifications

9.1 LQFP100 Package Dimensions



Figure 9.1. LQFP100

Note:

- 1. Datum 'T', 'U' and 'Z' to be determined at datum plane 'H'
- 2. Datum 'D' and 'E' to be determined at seating plane datum 'Y'.
- 3. Dimension 'D1' and 'E1' do not include mold protrusions. Allowable protrusion is 0.25 per side. Dimensions 'D1' and 'E1' do include mold mismatch and are determined at datum plane datum 'H'.
- 4. Dimension 'b' does not include dambar protrusion. Allowable dambar protrusion shall not cause thelead width to exceed the maximum 'b' dimension by more than 0.08 mm. Dambar can not be locatedon the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm.
- 5. Exact shape of each corner is optional.

	SYMBOL	MIN	NOM	МАХ
total thickness	A	—	—	1.6
stand off	A1	0.05	_	0.15
mold thickness	A2	1.35	1.4	1.45
lead width (plating)	b	0.17	0.2	0.27
lead width	b1	0.17	_	0.23
L/F thickness (plating)	С	0.09		0.2

Table 9.1. LQFP100 (Dimensions in mm)