



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                 |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                        |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                                 |
| Core Size                  | 32-Bit Single-Core                                                                                                                                              |
| Speed                      | 48MHz                                                                                                                                                           |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART, USB                                                                                                |
| Peripherals                | Brown-out Detect/Reset, DMA, POR, PWM, WDT                                                                                                                      |
| Number of I/O              | 87                                                                                                                                                              |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                           |
| EEPROM Size                | -                                                                                                                                                               |
| RAM Size                   | 32K x 8                                                                                                                                                         |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V                                                                                                                                                    |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                            |
| Oscillator Type            | Internal                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                   |
| Package / Case             | 112-LFBGA                                                                                                                                                       |
| Supplier Device Package    | -                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32lg390f128-bga112t">https://www.e-xfl.com/product-detail/silicon-labs/efm32lg390f128-bga112t</a> |

| Module | Configuration      | Pin Connections                                                         |
|--------|--------------------|-------------------------------------------------------------------------|
| ACMP1  | Full configuration | ACMP1_CH[7:0], ACMP1_O                                                  |
| VCMP   | Full configuration | NA                                                                      |
| ADC0   | Full configuration | ADC0_CH[7:0]                                                            |
| DAC0   | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT                                             |
| OPAMP  | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx          |
| AES    | Full configuration | NA                                                                      |
| GPIO   | 93 pins            | Available pins are shown in <a href="#">5.22.3 GPIO Pinout Overview</a> |
| LCD    | Full configuration | LCD_SEG[35:0], LCD_COM[7:0], LCD_BCAP_P, LCD_BCAP_N, LCD_BEXT           |

## 4.8 General Purpose Input Output

Table 4.7. GPIO

| Parameter                                                                    | Symbol     | Test Condition                                                     | Min                  | Typ                  | Max                  | Unit |
|------------------------------------------------------------------------------|------------|--------------------------------------------------------------------|----------------------|----------------------|----------------------|------|
| Input low voltage                                                            | $V_{IOIL}$ |                                                                    | —                    | —                    | $0.30 \times V_{DD}$ | V    |
| Input high voltage                                                           | $V_{IOIH}$ |                                                                    | $0.70 \times V_{DD}$ | —                    | —                    | V    |
| Output high voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD) | $V_{IOOH}$ | Sourcing 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW-EST | —                    | $0.80 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sourcing 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW-EST  | —                    | $0.90 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sourcing 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW       | —                    | $0.85 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sourcing 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW        | —                    | $0.90 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sourcing 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD  | $0.75 \times V_{DD}$ | —                    | —                    | V    |
|                                                                              |            | Sourcing 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD   | $0.85 \times V_{DD}$ | —                    | —                    | V    |
|                                                                              |            | Sourcing 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH     | $0.60 \times V_{DD}$ | —                    | —                    | V    |
|                                                                              |            | Sourcing 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH      | $0.80 \times V_{DD}$ | —                    | —                    | V    |
| Output low voltage (Production test condition = 3.0V, DRIVEMODE = STANDARD)  | $V_{IOOL}$ | Sinking 0.1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW-EST  | —                    | $0.20 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sinking 0.1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW-EST   | —                    | $0.10 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sinking 1 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = LOW        | —                    | $0.10 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sinking 1 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = LOW         | —                    | $0.05 \times V_{DD}$ | —                    | V    |
|                                                                              |            | Sinking 6 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD   | —                    | —                    | $0.30 \times V_{DD}$ | V    |
|                                                                              |            | Sinking 6 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = STANDARD    | —                    | —                    | $0.20 \times V_{DD}$ | V    |
|                                                                              |            | Sinking 20 mA, $V_{DD}=1.98$ V, GPIO_Px_CTRL DRIVEMODE = HIGH      | —                    | —                    | $0.35 \times V_{DD}$ | V    |
|                                                                              |            | Sinking 20 mA, $V_{DD}=3.0$ V, GPIO_Px_CTRL DRIVEMODE = HIGH       | —                    | —                    | $0.25 \times V_{DD}$ | V    |

## 4.10 Analog Digital Converter (ADC)

Table 4.14. ADC

| Parameter                                                                | Symbol                     | Test Condition                                                                        | Min                 | Typ  | Max                   | Unit          |
|--------------------------------------------------------------------------|----------------------------|---------------------------------------------------------------------------------------|---------------------|------|-----------------------|---------------|
| Input voltage range                                                      | $V_{\text{ADCIN}}$         | Single ended                                                                          | 0                   | —    | $V_{\text{REF}}$      | V             |
|                                                                          |                            | Differential                                                                          | $-V_{\text{REF}}/2$ | —    | $V_{\text{REF}}/2$    | V             |
| Input range of external reference voltage, single ended and differential | $V_{\text{ADCREFIN}}$      |                                                                                       | 1.25                | —    | $V_{\text{DD}}$       | V             |
| Input range of external negative reference voltage on channel 7          | $V_{\text{ADCREFIN\_CH7}}$ | See $V_{\text{ADCREFIN}}$                                                             | 0                   | —    | $V_{\text{DD}} - 1.1$ | V             |
| Input range of external positive reference voltage on channel 6          | $V_{\text{ADCREFIN\_CH6}}$ | See $V_{\text{ADCREFIN}}$                                                             | 0.625               | —    | $V_{\text{DD}}$       | V             |
| Common mode input range                                                  | $V_{\text{ADCCMIN}}$       |                                                                                       | 0                   | —    | $V_{\text{DD}}$       | V             |
| Input current                                                            | $I_{\text{ADCIN}}$         | 2 pF sampling capacitors                                                              | —                   | <100 | —                     | nA            |
| Analog input common mode rejection ratio                                 | $\text{CMRR}_{\text{ADC}}$ |                                                                                       | —                   | 65   | —                     | dB            |
| Average active current                                                   | $I_{\text{ADC}}$           | 1 MSamples/s, 12 bit, external reference                                              | —                   | 351  | —                     | $\mu\text{A}$ |
|                                                                          |                            | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b00 | —                   | 67   | —                     | $\mu\text{A}$ |
|                                                                          |                            | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b01 | —                   | 63   | —                     | $\mu\text{A}$ |
|                                                                          |                            | 10 kSamples/s 12 bit, internal 1.25 V reference, WARMUP-MODE in ADCn_CTRL set to 0b10 | —                   | 64   | —                     | $\mu\text{A}$ |
| Input capacitance                                                        | $C_{\text{ADCIN}}$         |                                                                                       | —                   | 2    | —                     | pF            |
| Input ON resistance                                                      | $R_{\text{ADCIN}}$         |                                                                                       | 1                   | —    | —                     | M $\Omega$    |
| Input RC filter resistance                                               | $R_{\text{ADCFILT}}$       |                                                                                       | —                   | 10   | —                     | k $\Omega$    |
| Input RC filter/decoupling capacitance                                   | $C_{\text{ADCFILT}}$       |                                                                                       | —                   | 250  | —                     | fF            |
| Input bias current                                                       | $I_{\text{ADCBIASIN}}$     | $V_{\text{SS}} < V_{\text{IN}} < V_{\text{DD}}$                                       | -40                 | —    | 40                    | nA            |
| Input offset current                                                     | $I_{\text{ADCOFFSETIN}}$   | $V_{\text{SS}} < V_{\text{IN}} < V_{\text{DD}}$                                       | -40                 | —    | 40                    | nA            |
| ADC Clock Frequency                                                      | $f_{\text{ADCCLK}}$        |                                                                                       | —                   | —    | 13                    | MHz           |
| Conversion time                                                          | $t_{\text{ADCCONV}}$       | 6 bit                                                                                 | 7                   | —    | —                     | ADCCLK Cycles |
|                                                                          |                            | 8 bit                                                                                 | 11                  | —    | —                     | ADCCLK Cycles |
|                                                                          |                            | 12 bit                                                                                | 13                  | —    | —                     | ADCCLK Cycles |

#### 4.18 USART SPI




Figure 4.42. SPI Master Timing

Table 4.28. SPI Master Timing

| Parameter       | Symbol                | Test Condition | Min                    | Typ | Max  | Unit |
|-----------------|-----------------------|----------------|------------------------|-----|------|------|
| SCLK period     | $t_{SCLK}^{1\ 2}$     |                | $2 \times t_{HFERCLK}$ | —   | —    | ns   |
| CS to MOSI      | $t_{CS\_MO}^{1\ 2}$   |                | -2.00                  | —   | 2.00 | ns   |
| SCLK to MOSI    | $t_{SCLK\_MO}^{1\ 2}$ |                | -1.00                  | —   | 3.00 | ns   |
| MISO setup time | $t_{SU\_MI}^{1\ 2}$   | IOVDD = 3.0 V  | 36.00                  | —   | —    | ns   |
| MISO hold time  | $t_{H\_MI}^{1\ 2}$    |                | -6.00                  | —   | —    | ns   |

**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
2. Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

Table 4.29. SPI Master Timing with SSSEARLY and SMSDELAY

| Parameter       | Symbol                | Test Condition | Min                    | Typ | Max  | Unit |
|-----------------|-----------------------|----------------|------------------------|-----|------|------|
| SCLK period     | $t_{SCLK}^{1\ 2}$     |                | $2 \times t_{HFERCLK}$ | —   | —    | ns   |
| CS to MOSI      | $t_{CS\_MO}^{1\ 2}$   |                | -2.00                  | —   | 2.00 | ns   |
| SCLK to MOSI    | $t_{SCLK\_MO}^{1\ 2}$ |                | -1.00                  | —   | 3.00 | ns   |
| MISO setup time | $t_{SU\_MI}^{1\ 2}$   | IOVDD = 3.0 V  | -32.00                 | —   | —    | ns   |
| MISO hold time  | $t_{H\_MI}^{1\ 2}$    |                | 63.00                  | —   | —    | ns   |

**Note:**

1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
2. Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )

| Parameter                                                                                                                                                                                    | Symbol                       | Min                         | Typ | Max                                  | Unit |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-----|--------------------------------------|------|
| SCLK to MISO                                                                                                                                                                                 | $t_{\text{SCLK\_MI}}^{1\ 2}$ | $-264 + t_{\text{HFERCLK}}$ | —   | $-234 + 2 \times t_{\text{HFERCLK}}$ | ns   |
| <b>Note:</b><br>1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)<br>2. Measurement done at 10% and 90% of $V_{\text{DD}}$ (figure shows 50% of $V_{\text{DD}}$ ) |                              |                             |     |                                      |      |

## 4.19 Digital Peripherals

**Table 4.32. Digital Peripherals**

| Parameter                             | Symbol               | Test Condition                      | Min | Typ   | Max | Unit                     |
|---------------------------------------|----------------------|-------------------------------------|-----|-------|-----|--------------------------|
| USART current                         | $I_{\text{USART}}$   | USART idle current, clock enabled   | —   | 4.0   | —   | $\mu\text{A}/\text{MHz}$ |
| UART current                          | $I_{\text{UART}}$    | UART idle current, clock enabled    | —   | 3.8   | —   | $\mu\text{A}/\text{MHz}$ |
| LEUART current                        | $I_{\text{LEUART}}$  | LEUART idle current, clock enabled  | —   | 194.0 | —   | nA                       |
| I2C current                           | $I_{\text{I2C}}$     | I2C idle current, clock enabled     | —   | 7.6   | —   | $\mu\text{A}/\text{MHz}$ |
| TIMER current                         | $I_{\text{TIMER}}$   | TIMER_0 idle current, clock enabled | —   | 6.5   | —   | $\mu\text{A}/\text{MHz}$ |
| LETIMER current                       | $I_{\text{LETIMER}}$ | LETIMER idle current, clock enabled | —   | 85.8  | —   | nA                       |
| PCNT current                          | $I_{\text{PCNT}}$    | PCNT idle current, clock enabled    | —   | 91.4  | —   | nA                       |
| RTC current                           | $I_{\text{RTC}}$     | RTC idle current, clock enabled     | —   | 54.6  | —   | nA                       |
| LCD current                           | $I_{\text{LCD}}$     | LCD idle current, clock enabled     | —   | 72.7  | —   | nA                       |
| AES current                           | $I_{\text{AES}}$     | AES idle current, clock enabled     | —   | 1.8   | —   | $\mu\text{A}/\text{MHz}$ |
| GPIO current                          | $I_{\text{GPIO}}$    | GPIO idle current, clock enabled    | —   | 3.4   | —   | $\mu\text{A}/\text{MHz}$ |
| EBI current                           | $I_{\text{EBI}}$     | EBI idle current, clock enabled     | —   | 6.5   | —   | $\mu\text{A}/\text{MHz}$ |
| PRS current                           | $I_{\text{PRS}}$     | PRS idle current                    | —   | 3.9   | —   | $\mu\text{A}/\text{MHz}$ |
| DMA current                           | $I_{\text{DMA}}$     | Clock enable                        | —   | 10.9  | —   | $\mu\text{A}/\text{MHz}$ |
| LE Peripheral Interface Clock current | $I_{\text{LFCLK}}$   | Using LFXO, LFA clock tree          | —   | 12.2  | —   | $\mu\text{A}/\text{MHz}$ |
|                                       |                      | Using LFXO, LFB clock tree          | —   | 4.3   | —   | $\mu\text{A}/\text{MHz}$ |

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description         |                       |                                                    |                                       |                             |
|-----------------------|----------|---------------------------------------------------|-----------------------|----------------------------------------------------|---------------------------------------|-----------------------------|
| Pin #                 | Pin Name | Analog                                            | EBI                   | Timers                                             | Communication                         | Other                       |
| 3                     | PA2      |                                                   | EBI_AD11 #0/1/2       | TIM0_CC2 #0/1                                      |                                       | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                     | PA3      |                                                   | EBI_AD12 #0/1/2       | TIM0_CDTI0 #0                                      | U0_TX #2                              | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                     | PA4      |                                                   | EBI_AD13 #0/1/2       | TIM0_CDTI1 #0                                      | U0_RX #2                              | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                     | PA5      |                                                   | EBI_AD14 #0/1/2       | TIM0_CDTI2 #0                                      | LEU1_TX #1                            | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                     | PA6      |                                                   | EBI_AD15 #0/1/2       |                                                    | LEU1_RX #1                            | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                     | IOVDD_0  | Digital IO power supply 0.                        |                       |                                                    |                                       |                             |
| 9                     | PB0      |                                                   | EBI_A16 #0/1/2        | TIM1_CC0 #2                                        |                                       |                             |
| 10                    | PB1      |                                                   | EBI_A17 #0/1/2        | TIM1_CC1 #2                                        |                                       |                             |
| 11                    | PB2      |                                                   | EBI_A18 #0/1/2        | TIM1_CC2 #2                                        |                                       |                             |
| 12                    | PB3      |                                                   | EBI_A19 #0/1/2        | PCNT1_S0IN #1                                      | US2_TX #1                             |                             |
| 13                    | PB4      |                                                   | EBI_A20 #0/1/2        | PCNT1_S1IN #1                                      | US2_RX #1                             |                             |
| 14                    | PB5      |                                                   | EBI_A21 #0/1/2        |                                                    | US2_CLK #1                            |                             |
| 15                    | PB6      |                                                   | EBI_A22 #0/1/2        |                                                    | US2_CS #1                             |                             |
| 16                    | VSS      | Ground.                                           |                       |                                                    |                                       |                             |
| 17                    | IOVDD_1  | Digital IO power supply 1.                        |                       |                                                    |                                       |                             |
| 18                    | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT<br>#0/<br>OPAMP_OUT0ALT | EBI_A23 #0/1/2        | TIM0_CC1 #4<br>PCNT0_S0IN #2                       | US0_TX #5<br>US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0<br>PRS_CH2 #0    |
| 19                    | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT<br>#1/<br>OPAMP_OUT0ALT | EBI_A24 #0/1/2        | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5<br>US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0<br>PRS_CH3 #0    |
| 20                    | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT<br>#2/<br>OPAMP_OUT0ALT | EBI_A25 #0/1/2        | TIM0_CDTI0 #4                                      | US2_TX #0                             | LES_CH2 #0                  |
| 21                    | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT<br>#3/<br>OPAMP_OUT0ALT | EBI_NANDREn<br>#0/1/2 | TIM0_CDTI1 #4                                      | US2_RX #0                             | LES_CH3 #0                  |
| 22                    | PC4      | ACMP0_CH4<br>OPAMP_P0                             | EBI_A26 #0/1/2        | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0<br>I2C1_SDA #0             | LES_CH4 #0                  |
| 23                    | PC5      | ACMP0_CH5<br>OPAMP_N0                             | EBI_NANDWEn<br>#0/1/2 | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0<br>I2C1_SCL #0              | LES_CH5 #0                  |
| 24                    | PB7      | LFXTAL_P                                          |                       | TIM1_CC0 #3                                        | US0_TX #4<br>US1_CLK #0               |                             |
| 25                    | PB8      | LFXTAL_N                                          |                       | TIM1_CC1 #3                                        | US0_RX #4<br>US1_CS #0                |                             |

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                     |                  |                                                  |                                       |                                                           |
|----------------------|----------|-------------------------------------------------------------------------------------------------------------------------------|------------------|--------------------------------------------------|---------------------------------------|-----------------------------------------------------------|
| Pin #                | Pin Name | Analog                                                                                                                        | EBI              | Timers                                           | Communication                         | Other                                                     |
| F2                   | PB2      |                                                                                                                               | EBI_A18 #0/1/2   | TIM1_CC2 #2                                      |                                       |                                                           |
| F3                   | PB3      |                                                                                                                               | EBI_A19 #0/1/2   | PCNT1_S0IN #1                                    | US2_TX #1                             |                                                           |
| F4                   | PB4      |                                                                                                                               | EBI_A20 #0/1/2   | PCNT1_S1IN #1                                    | US2_RX #1                             |                                                           |
| F8                   | VDD_DREG | Power supply for on-chip voltage regulator.                                                                                   |                  |                                                  |                                       |                                                           |
| F9                   | VSS_DREG | Ground for on-chip voltage regulator.                                                                                         |                  |                                                  |                                       |                                                           |
| F10                  | PE2      | BU_VOUT                                                                                                                       | EBI_A09 #0       | TIM3_CC2 #1                                      | U1_TX #3                              | ACMP0_O #1                                                |
| F11                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                  |                                                  |                                       |                                                           |
| G1                   | PB5      |                                                                                                                               | EBI_A21 #0/1/2   |                                                  | US2_CLK #1                            |                                                           |
| G2                   | PB6      |                                                                                                                               | EBI_A22 #0/1/2   |                                                  | US2_CS #1                             |                                                           |
| G3                   | VSS      | Ground.                                                                                                                       |                  |                                                  |                                       |                                                           |
| G4                   | IOVDD_0  | Digital IO power supply 0.                                                                                                    |                  |                                                  |                                       |                                                           |
| G8                   | IOVDD_4  | Digital IO power supply 4.                                                                                                    |                  |                                                  |                                       |                                                           |
| G9                   | VSS      | Ground.                                                                                                                       |                  |                                                  |                                       |                                                           |
| G10                  | PC6      | ACMP0_CH6                                                                                                                     | EBI_A05 #0/1/2   |                                                  | LEU1_TX #0<br>I2C0_SDA #2             | LES_CH6 #0<br>ETM_TCLK #2                                 |
| G11                  | PC7      | ACMP0_CH7                                                                                                                     | EBI_A06 #0/1/2   |                                                  | LEU1_RX #0<br>I2C0_SCL #2             | LES_CH7 #0<br>ETM_TD0 #2                                  |
| H1                   | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT #0/<br>OPAMP_OUT0ALT                                                                                | EBI_A23 #0/1/2   | TIM0_CC1 #4<br>PCNT0_S0IN #2                     | US0_TX #5<br>US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0<br>PRS_CH2 #0                                  |
| H2                   | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT #2/<br>OPAMP_OUT0ALT                                                                                | EBI_A25 #0/1/2   | TIM0_CDTI0 #4                                    | US2_TX #0                             | LES_CH2 #0                                                |
| H3                   | PD14     |                                                                                                                               |                  |                                                  | I2C0_SDA #3                           |                                                           |
| H4                   | PA7      |                                                                                                                               | EBI_CSTFT #0/1/2 |                                                  |                                       |                                                           |
| H5                   | PA8      |                                                                                                                               | EBI_DCLK #0/1/2  | TIM2_CC0 #0                                      |                                       |                                                           |
| H6                   | VSS      | Ground.                                                                                                                       |                  |                                                  |                                       |                                                           |
| H7                   | IOVDD_3  | Digital IO power supply 3.                                                                                                    |                  |                                                  |                                       |                                                           |
| H8                   | PD8      | BU_VIN                                                                                                                        |                  |                                                  |                                       | CMU_CLK1 #1                                               |
| H9                   | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0                                                                                                     |                  |                                                  | LEU0_RX #0                            | ETM_TD3 #0/2                                              |
| H10                  | PD6      | ADC0_CH6<br>OPAMP_P1                                                                                                          |                  | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2<br>I2C0_SDA #1              | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| H11                  | PD7      | ADC0_CH7<br>OPAMP_N1                                                                                                          |                  | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2<br>I2C0_SCL #1              | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                                                                                   |                     |                                                    |                                       |                          |
|----------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|----------------------------------------------------|---------------------------------------|--------------------------|
| Pin #                | Pin Name | Analog                                                                                                                                                                                      | EBI                 | Timers                                             | Communication                         | Other                    |
| J1                   | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT #1/<br>OPAMP_OUT0ALT                                                                                                                                              | EBI_A24 #0/1/2      | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5<br>US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0<br>PRS_CH3 #0 |
| J2                   | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT #3/<br>OPAMP_OUT0ALT                                                                                                                                              | EBI_NANDREn #0/1/2  | TIM0_CDTI1 #4                                      | US2_RX #0                             | LES_CH3 #0               |
| J3                   | PD15     |                                                                                                                                                                                             |                     |                                                    | I2C0_SCL #3                           |                          |
| J4                   | PA12     |                                                                                                                                                                                             | EBI_A00 #0/1/2      | TIM2_CC0 #1                                        |                                       |                          |
| J5                   | PA9      |                                                                                                                                                                                             | EBI_DTEN #0/1/2     | TIM2_CC1 #0                                        |                                       |                          |
| J6                   | PA10     |                                                                                                                                                                                             | EBI_VSNC #0/1/2     | TIM2_CC2 #0                                        |                                       |                          |
| J7                   | PB9      |                                                                                                                                                                                             | EBI_A03 #0/1/2      |                                                    | U1_TX #2                              |                          |
| J8                   | PB10     |                                                                                                                                                                                             | EBI_A04 #0/1/2      |                                                    | U1_RX #2                              |                          |
| J9                   | PD2      | ADC0_CH2                                                                                                                                                                                    | EBI_A27 #0/1/2      | TIM0_CC1 #3                                        | US1_CLK #1                            | DBG_SWO #3               |
| J10                  | PD3      | ADC0_CH3<br>OPAMP_N2                                                                                                                                                                        |                     | TIM0_CC2 #3                                        | US1_CS #1                             | ETM_TD1 #0/2             |
| J11                  | PD4      | ADC0_CH4<br>OPAMP_P2                                                                                                                                                                        |                     |                                                    | LEU0_TX #0                            | ETM_TD2 #0/2             |
| K1                   | PB7      | LFXTAL_P                                                                                                                                                                                    |                     | TIM1_CC0 #3                                        | US0_TX #4<br>US1_CLK #0               |                          |
| K2                   | PC4      | ACMP0_CH4<br>OPAMP_P0                                                                                                                                                                       | EBI_A26 #0/1/2      | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0<br>I2C1_SDA #0             | LES_CH4 #0               |
| K3                   | PA13     |                                                                                                                                                                                             | EBI_A01 #0/1/2      | TIM2_CC1 #1                                        |                                       |                          |
| K4                   | VSS      | Ground.                                                                                                                                                                                     |                     |                                                    |                                       |                          |
| K5                   | PA11     |                                                                                                                                                                                             | EBI_HSNC #0/1/2     |                                                    |                                       |                          |
| K6                   | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                     |                                                    |                                       |                          |
| K7                   | AVSS_1   | Analog ground 1.                                                                                                                                                                            |                     |                                                    |                                       |                          |
| K8                   | AVDD_2   | Analog power supply 2.                                                                                                                                                                      |                     |                                                    |                                       |                          |
| K9                   | AVDD_1   | Analog power supply 1.                                                                                                                                                                      |                     |                                                    |                                       |                          |
| K10                  | AVSS_0   | Analog ground 0.                                                                                                                                                                            |                     |                                                    |                                       |                          |
| K11                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT                                                                                                                                               |                     | TIM0_CC0 #3<br>PCNT2_S1IN #0                       | US1_RX #1                             | DBG_SWO #2               |
| L1                   | PB8      | LFXTAL_N                                                                                                                                                                                    |                     | TIM1_CC1 #3                                        | US0_RX #4<br>US1_CS #0                |                          |
| L2                   | PC5      | ACMP0_CH5<br>OPAMP_N0                                                                                                                                                                       | EBI_NANDWEen #0/1/2 | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0<br>I2C1_SCL #0              | LES_CH5 #0               |
| L3                   | PA14     |                                                                                                                                                                                             | EBI_A02 #0/1/2      | TIM2_CC2 #1                                        |                                       |                          |

## 5.8 EFM32LG360 (CSP81)

### 5.8.1 Pinout

The EFM32LG360 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.15. EFM32LG360 Pinout (top view, not to scale)

Table 5.22. Device Pinout

| CSP81 Pin# and Name |          | Pin Alternate Functionality / Description |        |                 |       |
|---------------------|----------|-------------------------------------------|--------|-----------------|-------|
| Pin #               | Pin Name | Analog                                    | Timers | Communication   | Other |
| A1                  | PF10     |                                           |        | U1_TX #1 USB_DM |       |
| A2                  | PF11     |                                           |        | U1_RX #1 USB_DP |       |

| CSP81 Pin# and Name |          | Pin Alternate Functionality / Description                                                                              |                                                  |                        |                                                           |
|---------------------|----------|------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------------------|-----------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                                 | Timers                                           | Communication          | Other                                                     |
| D1                  | PC10     | ACMP1_CH2                                                                                                              | TIM2_CC2 #2                                      | US0_RX #2              | LES_CH10 #0                                               |
| D2                  | PC11     | ACMP1_CH3                                                                                                              |                                                  | US0_TX #2              | LES_CH11 #0                                               |
| D3                  | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT #0/<br>OPAMP_OUT1ALT                                                                         |                                                  | U1_TX #0               | CMU_CLK0 #1<br>LES_CH12 #0                                |
| D4                  | PC9      | ACMP1_CH1                                                                                                              | TIM2_CC1 #2                                      | US0_CLK #2             | LES_CH9 #0<br>GPIO_EM4WU2                                 |
| D5                  | PC8      | ACMP1_CH0                                                                                                              | TIM2_CC0 #2                                      | US0_CS #2              | LES_CH8 #0                                                |
| D6                  | PA4      |                                                                                                                        | TIM0_CDTI1 #0                                    | U0_RX #2               | LES_ALTEX3 #0<br>ETM_TD2 #3                               |
| D7                  | PA5      |                                                                                                                        | TIM0_CDTI2 #0                                    | LEU1_TX #1             | LES_ALTEX4 #0<br>ETM_TD3 #3                               |
| D8                  | PA6      |                                                                                                                        |                                                  | LEU1_RX #1             | ETM_TCLK #3<br>GPIO_EM4WU1                                |
| D9                  | IOVDD_0  | Digital IO power supply 0.                                                                                             |                                                  |                        |                                                           |
| E1                  | PE4      |                                                                                                                        |                                                  | US0_CS #1              |                                                           |
| E2                  | PE5      |                                                                                                                        |                                                  | US0_CLK #1             |                                                           |
| E3                  | PE3      | BU_STAT                                                                                                                |                                                  | U1_RX #3               | ACMP1_O #1                                                |
| E4                  | PC7      | ACMP0_CH7                                                                                                              |                                                  | LEU1_RX #0 I2C0_SCL #2 | LES_CH7 #0 ETM_TD0 #2                                     |
| E5                  | PE15     |                                                                                                                        | TIM3_CC1 #0                                      | LEU0_RX #2             |                                                           |
| E6                  | PB5      |                                                                                                                        |                                                  | US2_CLK #1             |                                                           |
| E7                  | PB3      |                                                                                                                        | PCNT1_S0IN #1                                    | US2_TX #1              |                                                           |
| E8                  | PB4      |                                                                                                                        | PCNT1_S1IN #1                                    | US2_RX #1              |                                                           |
| E9                  | VSS      | Ground.                                                                                                                |                                                  |                        |                                                           |
| F1                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size $C^{DECOUPLE}$ is required at this pin. |                                                  |                        |                                                           |
| F2                  | PE2      | BU_VOUT                                                                                                                | TIM3_CC2 #1                                      | U1_TX #3               | ACMP0_O #1                                                |
| F3                  | PC6      | ACMP0_CH6                                                                                                              |                                                  | LEU1_TX #0 I2C0_SDA #2 | LES_CH6 #0<br>ETM_TCLK #2                                 |
| F4                  | PD7      | ADC0_CH7 OPAMP_N1                                                                                                      | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2 I2C0_SCL #1  | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| F5                  | PD0      | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1                                                         | PCNT2_S0IN #0                                    | US1_TX #1              |                                                           |
| F6                  | PA8      |                                                                                                                        | TIM2_CC0 #0                                      |                        |                                                           |
| F7                  | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT #2/<br>OPAMP_OUT0ALT                                                                         | TIM0_CDTI0 #4                                    | US2_TX #0              | LES_CH2 #0                                                |

## 5.9.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.26. Alternate functionality overview**

| Alternate     | LOCATION |     |     |   |   |   |   | Description                                               |
|---------------|----------|-----|-----|---|---|---|---|-----------------------------------------------------------|
| Functionality | 0        | 1   | 2   | 3 | 4 | 5 | 6 |                                                           |
| ACMP0_CH0     | PC0      |     |     |   |   |   |   | Analog comparator ACMP0, channel 0.                       |
| ACMP0_CH1     | PC1      |     |     |   |   |   |   | Analog comparator ACMP0, channel 1.                       |
| ACMP0_CH2     | PC2      |     |     |   |   |   |   | Analog comparator ACMP0, channel 2.                       |
| ACMP0_CH3     | PC3      |     |     |   |   |   |   | Analog comparator ACMP0, channel 3.                       |
| ACMP0_CH4     | PC4      |     |     |   |   |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5     | PC5      |     |     |   |   |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6     | PC6      |     |     |   |   |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7     | PC7      |     |     |   |   |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O       | PE13     | PE2 | PD6 |   |   |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH0     | PC8      |     |     |   |   |   |   | Analog comparator ACMP1, channel 0.                       |
| ACMP1_CH1     | PC9      |     |     |   |   |   |   | Analog comparator ACMP1, channel 1.                       |
| ACMP1_CH2     | PC10     |     |     |   |   |   |   | Analog comparator ACMP1, channel 2.                       |
| ACMP1_CH3     | PC11     |     |     |   |   |   |   | Analog comparator ACMP1, channel 3.                       |
| ACMP1_O       | PF2      | PE3 | PD7 |   |   |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0      | PD0      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1      | PD1      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2      | PD2      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3      | PD3      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4      | PD4      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5      | PD5      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6      | PD6      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7      | PD7      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX       | PE11     |     |     |   |   |   |   | Bootloader RX.                                            |
| BOOT_TX       | PE10     |     |     |   |   |   |   | Bootloader TX.                                            |

| Alternate     | LOCATION |      |      |      |      |     |   | Description                                                                                                   |
|---------------|----------|------|------|------|------|-----|---|---------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3    | 4    | 5   | 6 |                                                                                                               |
| LES_CH13      | PC13     |      |      |      |      |     |   | LESENSE channel 13.                                                                                           |
| LES_CH14      | PC14     |      |      |      |      |     |   | LESENSE channel 14.                                                                                           |
| LES_CH15      | PC15     |      |      |      |      |     |   | LESENSE channel 15.                                                                                           |
| LETIM0_OUT0   | PD6      | PB11 | PF0  | PC4  |      |     |   | Low Energy Timer LETIM0, output channel 0.                                                                    |
| LETIM0_OUT1   | PD7      | PB12 | PF1  | PC5  |      |     |   | Low Energy Timer LETIM0, output channel 1.                                                                    |
| LEU0_RX       | PD5      | PB14 | PE15 | PF1  | PA0  |     |   | LEUART0 Receive input.                                                                                        |
| LEU0_TX       | PD4      | PB13 | PE14 | PF0  | PF2  |     |   | LEUART0 Transmit output. Also used as receive input in half duplex communication.                             |
| LEU1_RX       | PC7      | PA6  |      |      |      |     |   | LEUART1 Receive input.                                                                                        |
| LEU1_TX       | PC6      | PA5  |      |      |      |     |   | LEUART1 Transmit output. Also used as receive input in half duplex communication.                             |
| LFXTAL_N      | PB8      |      |      |      |      |     |   | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P      | PB7      |      |      |      |      |     |   | Low Frequency Crystal (typically 32.768 kHz) positive pin.                                                    |
| PCNT0_S0IN    | PC13     | PE0  | PC0  | PD6  |      |     |   | Pulse Counter PCNT0 input number 0.                                                                           |
| PCNT0_S1IN    | PC14     | PE1  | PC1  | PD7  |      |     |   | Pulse Counter PCNT0 input number 1.                                                                           |
| PCNT1_S0IN    | PC4      | PB3  |      |      |      |     |   | Pulse Counter PCNT1 input number 0.                                                                           |
| PCNT1_S1IN    | PC5      | PB4  |      |      |      |     |   | Pulse Counter PCNT1 input number 1.                                                                           |
| PCNT2_S0IN    | PD0      | PE8  |      |      |      |     |   | Pulse Counter PCNT2 input number 0.                                                                           |
| PCNT2_S1IN    | PD1      | PE9  |      |      |      |     |   | Pulse Counter PCNT2 input number 1.                                                                           |
| PRS_CH0       | PA0      | PF3  |      |      |      |     |   | Peripheral Reflex System PRS, channel 0.                                                                      |
| PRS_CH1       | PA1      | PF4  |      |      |      |     |   | Peripheral Reflex System PRS, channel 1.                                                                      |
| PRS_CH2       | PC0      | PF5  |      |      |      |     |   | Peripheral Reflex System PRS, channel 2.                                                                      |
| PRS_CH3       | PC1      | PE8  |      |      |      |     |   | Peripheral Reflex System PRS, channel 3.                                                                      |
| TIM0_CC0      | PA0      | PA0  | PF6  | PD1  | PA0  | PF0 |   | Timer 0 Capture Compare input / output channel 0.                                                             |
| TIM0_CC1      | PA1      | PA1  | PF7  | PD2  | PC0  | PF1 |   | Timer 0 Capture Compare input / output channel 1.                                                             |
| TIM0_CC2      | PA2      | PA2  | PF8  | PD3  | PC1  | PF2 |   | Timer 0 Capture Compare input / output channel 2.                                                             |
| TIM0_CDTI0    | PA3      | PC13 | PF3  | PC13 | PC2  | PF3 |   | Timer 0 Complimentary Deat Time Insertion channel 0.                                                          |
| TIM0_CDTI1    | PA4      | PC14 | PF4  | PC14 | PC3  | PF4 |   | Timer 0 Complimentary Deat Time Insertion channel 1.                                                          |
| TIM0_CDTI2    | PA5      | PC15 | PF5  | PC15 | PC4  | PF5 |   | Timer 0 Complimentary Deat Time Insertion channel 2.                                                          |
| TIM1_CC0      | PC13     | PE10 | PB0  | PB7  | PD6  |     |   | Timer 1 Capture Compare input / output channel 0.                                                             |
| TIM1_CC1      | PC14     | PE11 | PB1  | PB8  | PD7  |     |   | Timer 1 Capture Compare input / output channel 1.                                                             |
| TIM1_CC2      | PC15     | PE12 | PB2  | PB11 | PC13 |     |   | Timer 1 Capture Compare input / output channel 2.                                                             |
| TIM2_CC0      | PA8      | PA12 | PC8  |      |      |     |   | Timer 2 Capture Compare input / output channel 0.                                                             |

## 5.13 EFM32LG842 (TQFP64)

### 5.13.1 Pinout

The EFM32LG842 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.25. EFM32LG842 Pinout (top view, not to scale)

Table 5.37. Device Pinout

| QFP64 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                        |                           |
|---------------------|----------|-------------------------------------------|-----------------|------------------------|---------------------------|
| Pin #               | Pin Name | Analog                                    | Timers          | Communication          | Other                     |
| 1                   | PA0      | LCD_SEG13                                 | TIM0_CC0 #0/1/4 | LEU0_RX #4 I2C0_SDA #0 | PRS_CH0 #0<br>GPIO_EM4WU0 |
| 2                   | PA1      | LCD_SEG14                                 | TIM0_CC1 #0/1   | I2C0_SCL #0            | CMU_CLK1 #0<br>PRS_CH1 #0 |

| QFP64 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                                                                                   |                                                    |                            |                             |
|---------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|----------------------------|-----------------------------|
| Pin #               | Pin Name | Analog                                                                                                                                                                                      | Timers                                             | Communication              | Other                       |
| 3                   | PA2      | LCD_SEG15                                                                                                                                                                                   | TIM0_CC2 #0/1                                      |                            | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                   | PA3      | LCD_SEG16                                                                                                                                                                                   | TIM0_CDTI0 #0                                      |                            | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                   | PA4      | LCD_SEG17                                                                                                                                                                                   | TIM0_CDTI1 #0                                      |                            | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                   | PA5      | LCD_SEG18                                                                                                                                                                                   | TIM0_CDTI2 #0                                      | LEU1_TX #1                 | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                   | IOVDD_0  | Digital IO power supply 0.                                                                                                                                                                  |                                                    |                            |                             |
| 8                   | VSS      | Ground.                                                                                                                                                                                     |                                                    |                            |                             |
| 9                   | PB3      | LCD_SEG20/<br>LCD_COM4                                                                                                                                                                      | PCNT1_S0IN #1                                      | US2_TX #1                  |                             |
| 10                  | PB4      | LCD_SEG21/<br>LCD_COM5                                                                                                                                                                      | PCNT1_S1IN #1                                      | US2_RX #1                  |                             |
| 11                  | PB5      | LCD_SEG22/<br>LCD_COM6                                                                                                                                                                      |                                                    | US2_CLK #1                 |                             |
| 12                  | PB6      | LCD_SEG23/<br>LCD_COM7                                                                                                                                                                      |                                                    | US2_CS #1                  |                             |
| 13                  | PC4      | ACMP0_CH4<br>OPAMP_P0                                                                                                                                                                       | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA<br>#0  | LES_CH4 #0                  |
| 14                  | PC5      | ACMP0_CH5<br>OPAMP_N0                                                                                                                                                                       | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0 I2C1_SCL<br>#0   | LES_CH5 #0                  |
| 15                  | PB7      | LFXTAL_P                                                                                                                                                                                    | TIM1_CC0 #3                                        | US0_TX #4 US1_CLK<br>#0    |                             |
| 16                  | PB8      | LFXTAL_N                                                                                                                                                                                    | TIM1_CC1 #3                                        | US0_RX #4 US1_CS #0        |                             |
| 17                  | PA12     | LCD_BCAP_P                                                                                                                                                                                  | TIM2_CC0 #1                                        |                            |                             |
| 18                  | PA13     | LCD_BCAP_N                                                                                                                                                                                  | TIM2_CC1 #1                                        |                            |                             |
| 19                  | PA14     | LCD_BEXT                                                                                                                                                                                    | TIM2_CC2 #1                                        |                            |                             |
| 20                  | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                    |                            |                             |
| 21                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0                                                                                                                                                                   | TIM1_CC2 #3 LE-<br>TIM0_OUT0 #1                    | I2C1_SDA #1                |                             |
| 22                  | VSS      | Ground.                                                                                                                                                                                     |                                                    |                            |                             |
| 23                  | AVDD_1   | Analog power supply 1.                                                                                                                                                                      |                                                    |                            |                             |
| 24                  | PB13     | HFXTAL_P                                                                                                                                                                                    |                                                    | US0_CLK #4/5<br>LEU0_TX #1 |                             |
| 25                  | PB14     | HFXTAL_N                                                                                                                                                                                    |                                                    | US0_CS #4/5 LEU0_RX<br>#1  |                             |
| 26                  | IOVDD_3  | Digital IO power supply 3.                                                                                                                                                                  |                                                    |                            |                             |
| 27                  | AVDD_0   | Analog power supply 0.                                                                                                                                                                      |                                                    |                            |                             |

| Alternate     | LOCATION |     |     |      |     |   |   | Description                                                                                                                                           |
|---------------|----------|-----|-----|------|-----|---|---|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1   | 2   | 3    | 4   | 5 | 6 |                                                                                                                                                       |
| US0_RX        | PE11     | PE6 |     | PE12 | PB8 |   |   | USART0 Asynchronous Receive.<br>USART0 Synchronous mode Master Input / Slave Output (MISO).                                                           |
| US0_TX        | PE10     | PE7 |     | PE13 | PB7 |   |   | USART0 Asynchronous Transmit. Also used as receive input in half duplex communication.<br>USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK       | PB7      | PD2 | PF0 |      |     |   |   | USART1 clock input / output.                                                                                                                          |
| US1_CS        | PB8      | PD3 | PF1 |      |     |   |   | USART1 chip select input / output.                                                                                                                    |
| US1_RX        |          | PD1 | PD6 |      |     |   |   | USART1 Asynchronous Receive.<br>USART1 Synchronous mode Master Input / Slave Output (MISO).                                                           |
| US1_TX        |          | PD0 | PD7 |      |     |   |   | USART1 Asynchronous Transmit. Also used as receive input in half duplex communication.<br>USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK       | PC4      | PB5 |     |      |     |   |   | USART2 clock input / output.                                                                                                                          |
| US2_CS        | PC5      | PB6 |     |      |     |   |   | USART2 chip select input / output.                                                                                                                    |
| US2_RX        |          | PB4 |     |      |     |   |   | USART2 Asynchronous Receive.<br>USART2 Synchronous mode Master Input / Slave Output (MISO).                                                           |
| US2_TX        |          | PB3 |     |      |     |   |   | USART2 Asynchronous Transmit. Also used as receive input in half duplex communication.<br>USART2 Synchronous mode Master Output / Slave Input (MOSI). |

### 5.13.3 GPIO Pinout Overview

The specific GPIO pins available in EFM32LG842 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 5.39. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | —      | PA14   | PA13   | PA12   | —      | —      | —     | —     | —     | —     | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | —      | PB11   | —      | —     | PB8   | PB7   | PB6   | PB5   | PB4   | PB3   | —     | —     | —     |
| Port C | PC15   | PC14   | PC13   | PC12   | —      | —      | —     | —     | PC7   | PC6   | PC5   | PC4   | —     | —     | —     | —     |
| Port D | —      | —      | —      | —      | —      | —      | —     | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | PE7   | PE6   | PE5   | PE4   | —     | —     | —     | —     |
| Port F | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | PF5   | PF4   | PF3   | PF2   | PF1   | PF0   |

| Alternate                           | LOCATION |      |      |      |     |   |   |                                                                                                                                                   |
|-------------------------------------|----------|------|------|------|-----|---|---|---------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality                       | 0        | 1    | 2    | 3    | 4   | 5 | 6 | Description                                                                                                                                       |
| ADC0_CH7                            | PD7      |      |      |      |     |   |   | Analog to digital converter ADC0, input channel number 7.                                                                                         |
| BOOT_RX                             | PE11     |      |      |      |     |   |   | Bootloader RX.                                                                                                                                    |
| BOOT_TX                             | PE10     |      |      |      |     |   |   | Bootloader TX.                                                                                                                                    |
| BU_STAT                             | PE3      |      |      |      |     |   |   | Backup Power Domain status, whether or not the system is in backup mode                                                                           |
| BU_VIN                              | PD8      |      |      |      |     |   |   | Battery input for Backup Power Domain                                                                                                             |
| BU_VOUT                             | PE2      |      |      |      |     |   |   | Power output for Backup Power Domain                                                                                                              |
| CMU_CLK0                            | PA2      | PC12 | PD7  |      |     |   |   | Clock Management Unit, clock output number 0.                                                                                                     |
| CMU_CLK1                            | PA1      | PD8  | PE12 |      |     |   |   | Clock Management Unit, clock output number 1.                                                                                                     |
| OPAMP_N0                            | PC5      |      |      |      |     |   |   | Operational Amplifier 0 external negative input.                                                                                                  |
| OPAMP_N1                            | PD7      |      |      |      |     |   |   | Operational Amplifier 1 external negative input.                                                                                                  |
| OPAMP_N2                            | PD3      |      |      |      |     |   |   | Operational Amplifier 2 external negative input.                                                                                                  |
| DAC0_OUT0 /<br>OPAMP_OUT0           | PB11     |      |      |      |     |   |   | Digital to Analog Converter DAC0_OUT0 /OPAMP output channel number 0.                                                                             |
| DAC0_OUT0ALT /<br>OPAMP_OUT0A<br>LT | PC0      | PC1  | PC2  | PC3  | PD0 |   |   | Digital to Analog Converter DAC0_OUT0ALT /<br>OPAMP alternative output for channel 0.                                                             |
| DAC0_OUT1 /<br>OPAMP_OUT1           | PB12     |      |      |      |     |   |   | Digital to Analog Converter DAC0_OUT1 /OPAMP output channel number 1.                                                                             |
| DAC0_OUT1ALT /<br>OPAMP_OUT1A<br>LT | PC12     | PC13 | PC14 | PC15 | PD1 |   |   | Digital to Analog Converter DAC0_OUT1ALT /<br>OPAMP alternative output for channel 1.                                                             |
| OPAMP_OUT2                          | PD5      | PD0  |      |      |     |   |   | Operational Amplifier 2 output.                                                                                                                   |
| OPAMP_P0                            | PC4      |      |      |      |     |   |   | Operational Amplifier 0 external positive input.                                                                                                  |
| OPAMP_P1                            | PD6      |      |      |      |     |   |   | Operational Amplifier 1 external positive input.                                                                                                  |
| OPAMP_P2                            | PD4      |      |      |      |     |   |   | Operational Amplifier 2 external positive input.                                                                                                  |
| DBG_SWCLK                           | PF0      | PF0  | PF0  | PF0  |     |   |   | Debug-interface Serial Wire clock input.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull down.             |
| DBG_SWDIO                           | PF1      | PF1  | PF1  | PF1  |     |   |   | Debug-interface Serial Wire data input / output.<br><br>Note that this function is enabled to pin out of reset, and has a built-in pull up.       |
| DBG_SWO                             | PF2      | PC15 | PD1  | PD2  |     |   |   | Debug-interface Serial Wire viewer Output.<br><br>Note that this function is not enabled after reset, and must be enabled by software to be used. |
| EBI_A00                             | PA12     | PA12 | PA12 |      |     |   |   | External Bus Interface (EBI) address output pin 00.                                                                                               |
| EBI_A01                             | PA13     | PA13 | PA13 |      |     |   |   | External Bus Interface (EBI) address output pin 01.                                                                                               |
| EBI_A02                             | PA14     | PA14 | PA14 |      |     |   |   | External Bus Interface (EBI) address output pin 02.                                                                                               |
| EBI_A03                             | PB9      | PB9  | PB9  |      |     |   |   | External Bus Interface (EBI) address output pin 03.                                                                                               |

| QFP64 Pin# and Name |           | Pin Alternate Functionality / Description                                                                                     |                                                  |                                      |                                                           |
|---------------------|-----------|-------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|--------------------------------------|-----------------------------------------------------------|
| Pin #               | Pin Name  | Analog                                                                                                                        | Timers                                           | Communication                        | Other                                                     |
| 28                  | PD0       | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1                                                                | PCNT2_S0IN #0                                    | US1_TX #1                            |                                                           |
| 29                  | PD1       | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT                                                                                 | TIM0_CC0 #3<br>PCNT2_S1IN #0                     | US1_RX #1                            | DBG_SWO #2                                                |
| 30                  | PD2       | ADC0_CH2                                                                                                                      | TIM0_CC1 #3                                      | USB_DMPU #0<br>US1_CLK #1            | DBG_SWO #3                                                |
| 31                  | PD3       | ADC0_CH3 OPAMP_N2                                                                                                             | TIM0_CC2 #3                                      | US1_CS #1                            | ETM_TD1 #0/2                                              |
| 32                  | PD4       | ADC0_CH4 OPAMP_P2                                                                                                             |                                                  | LEU0_TX #0                           | ETM_TD2 #0/2                                              |
| 33                  | PD5       | ADC0_CH5<br>OPAMP_OUT2 #0                                                                                                     |                                                  | LEU0_RX #0                           | ETM_TD3 #0/2                                              |
| 34                  | PD6       | ADC0_CH6 OPAMP_P1                                                                                                             | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2 I2C0_SDA<br>#1             | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 35                  | PD7       | ADC0_CH7 OPAMP_N1                                                                                                             | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2 I2C0_SCL<br>#1             | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 36                  | PD8       | BU_VIN                                                                                                                        |                                                  |                                      | CMU_CLK1 #1                                               |
| 37                  | PC6       | ACMP0_CH6                                                                                                                     |                                                  | LEU1_TX #0 I2C0_SDA<br>#2            | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 38                  | PC7       | ACMP0_CH7                                                                                                                     |                                                  | LEU1_RX #0 I2C0_SCL<br>#2            | LES_CH7 #0 ETM_TD0<br>#2                                  |
| 39                  | VDD_DREG  | Power supply for on-chip voltage regulator.                                                                                   |                                                  |                                      |                                                           |
| 40                  | DECOUPLE  | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                                                  |                                      |                                                           |
| 41                  | PE4       | LCD_COM0                                                                                                                      |                                                  | US0_CS #1                            |                                                           |
| 42                  | PE5       | LCD_COM1                                                                                                                      |                                                  | US0_CLK #1                           |                                                           |
| 43                  | PE6       | LCD_COM2                                                                                                                      |                                                  | US0_RX #1                            |                                                           |
| 44                  | PE7       | LCD_COM3                                                                                                                      |                                                  | US0_TX #1                            |                                                           |
| 45                  | USB_VREGI |                                                                                                                               |                                                  |                                      |                                                           |
| 46                  | USB_VREGO |                                                                                                                               |                                                  |                                      |                                                           |
| 47                  | PF10      |                                                                                                                               |                                                  | USB_DM                               |                                                           |
| 48                  | PF11      |                                                                                                                               |                                                  | USB_DP                               |                                                           |
| 49                  | PF0       |                                                                                                                               | TIM0_CC0 #5 LE-<br>TIM0_OUT0 #2                  | US1_CLK #2 LEU0_TX<br>#3 I2C0_SDA #5 | DBG_SWCLK #0/1/2/3                                        |
| 50                  | PF1       |                                                                                                                               | TIM0_CC1 #5 LE-<br>TIM0_OUT1 #2                  | US1_CS #2 LEU0_RX<br>#3 I2C0_SCL #5  | DBG_SWDIO #0/1/2/3<br>GPIO_EM4WU3                         |
| 51                  | PF2       | LCD_SEG0                                                                                                                      | TIM0_CC2 #5                                      | LEU0_TX #4                           | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4                   |
| 52                  | USB_VBUS  | USB 5.0 V VBUS input.                                                                                                         |                                                  |                                      |                                                           |

## 5.20 EFM32LG980 (LQFP100)

### 5.20.1 Pinout

The EFM32LG980 pinout is shown in the following figure and table. Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the \*\_ROUTE register in the module in question.




Figure 5.39. EFM32LG980 Pinout (top view, not to scale)

Table 5.58. Device Pinout

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                 |                           |                           |
|-----------------------|----------|-------------------------------------------|-----------------|-----------------|---------------------------|---------------------------|
| Pin #                 | Pin Name | Analog                                    | EBI             | Timers          | Communication             | Other                     |
| 1                     | PA0      | LCD_SEG13                                 | EBI_AD09 #0/1/2 | TIM0_CC0 #0/1/4 | LEU0_RX #4<br>I2C0_SDA #0 | PRS_CH0 #0<br>GPIO_EM4WU0 |
| 2                     | PA1      | LCD_SEG14                                 | EBI_AD10 #0/1/2 | TIM0_CC1 #0/1   | I2C0_SCL #0               | CMU_CLK1 #0<br>PRS_CH1 #0 |

| Alternate     | LOCATION |   |   |   |   |   |   |                                                                           |
|---------------|----------|---|---|---|---|---|---|---------------------------------------------------------------------------|
| Functionality | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description                                                               |
| LCD_SEG28     | PD9      |   |   |   |   |   |   | LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29     | PD10     |   |   |   |   |   |   | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30     | PD11     |   |   |   |   |   |   | LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31     | PD12     |   |   |   |   |   |   | LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32     | PB0      |   |   |   |   |   |   | LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33     | PB1      |   |   |   |   |   |   | LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34     | PB2      |   |   |   |   |   |   | LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35     | PA7      |   |   |   |   |   |   | LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36     | PA8      |   |   |   |   |   |   | LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG37     | PA9      |   |   |   |   |   |   | LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG38     | PA10     |   |   |   |   |   |   | LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG39     | PA11     |   |   |   |   |   |   | LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LES_ALTEX0    | PD6      |   |   |   |   |   |   | LESENSE alternate exite output 0.                                         |
| LES_ALTEX1    | PD7      |   |   |   |   |   |   | LESENSE alternate exite output 1.                                         |
| LES_ALTEX2    | PA3      |   |   |   |   |   |   | LESENSE alternate exite output 2.                                         |
| LES_ALTEX3    | PA4      |   |   |   |   |   |   | LESENSE alternate exite output 3.                                         |
| LES_ALTEX4    | PA5      |   |   |   |   |   |   | LESENSE alternate exite output 4.                                         |
| LES_ALTEX5    | PE11     |   |   |   |   |   |   | LESENSE alternate exite output 5.                                         |
| LES_ALTEX6    | PE12     |   |   |   |   |   |   | LESENSE alternate exite output 6.                                         |
| LES_ALTEX7    | PE13     |   |   |   |   |   |   | LESENSE alternate exite output 7.                                         |
| LES_CH0       | PC0      |   |   |   |   |   |   | LESENSE channel 0.                                                        |
| LES_CH1       | PC1      |   |   |   |   |   |   | LESENSE channel 1.                                                        |
| LES_CH2       | PC2      |   |   |   |   |   |   | LESENSE channel 2.                                                        |
| LES_CH3       | PC3      |   |   |   |   |   |   | LESENSE channel 3.                                                        |
| LES_CH4       | PC4      |   |   |   |   |   |   | LESENSE channel 4.                                                        |
| LES_CH5       | PC5      |   |   |   |   |   |   | LESENSE channel 5.                                                        |
| LES_CH6       | PC6      |   |   |   |   |   |   | LESENSE channel 6.                                                        |
| LES_CH7       | PC7      |   |   |   |   |   |   | LESENSE channel 7.                                                        |
| LES_CH8       | PC8      |   |   |   |   |   |   | LESENSE channel 8.                                                        |

## 14.7 Revision 1.10

June 28th, 2013

This revision applies the following devices:

- EFM32LG230
- EFM32LG232
- EFM32LG280
- EFM32LG290
- EFM32LG295
- EFM32LG330
- EFM32LG332
- EFM32LG380
- EFM32LG390
- EFM32LG395
- EFM32LG840
- EFM32LG842
- EFM32LG880
- EFM32LG890
- EFM32LG895
- EFM32LG940
- EFM32LG942
- EFM32LG980
- EFM32LG990
- EFM32LG995

Updated power requirements in the Power Management section.

For BGA packages, updated PCB Land Pattern, PCB Solder Mask and PCB Stencil Design figures.

Removed minimum load capacitance figure and table. Added reference to application note.

Other minor corrections.

This revision applies the following devices:

- EFM32LG900

December 12th, 2014

Added recommendation to use gold bond wire.