



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Discontinued at Digi-Key                                                                                                                                          |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                                   |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                |
| Speed                      | 48MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART                                                                                                                |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                                   |
| Number of I/O              | 53                                                                                                                                                                |
| Program Memory Size        | 128KB (128K x 8)                                                                                                                                                  |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | -                                                                                                                                                                 |
| RAM Size                   | 32K x 8                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V                                                                                                                                                      |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                              |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 64-TQFP                                                                                                                                                           |
| Supplier Device Package    | 64-TQFP (10x10)                                                                                                                                                   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32lg842f128g-e-qfp64">https://www.e-xfl.com/product-detail/silicon-labs/efm32lg842f128g-e-qfp64</a> |

|                                      |            |
|--------------------------------------|------------|
| 4.14 Voltage Comparator (VCMP)       | 111        |
| 4.15 EBI                             | 112        |
| 4.16 LCD                             | 117        |
| 4.17 I2C                             | 118        |
| 4.18 USART SPI                       | 120        |
| 4.19 Digital Peripherals             | 122        |
| <b>5. Pin Definitions</b>            | <b>123</b> |
| 5.1 EFM32LG230 (QFN64).              | 123        |
| 5.1.1 Pinout                         | 123        |
| 5.1.2 Alternate Functionality Pinout | 127        |
| 5.1.3 GPIO Pinout Overview           | 132        |
| 5.1.4 Opamp Pinout Overview.         | 132        |
| 5.2 EFM32LG232 (TQFP64)              | 133        |
| 5.2.1 Pinout                         | 133        |
| 5.2.2 Alternate Functionality Pinout | 137        |
| 5.2.3 GPIO Pinout Overview           | 141        |
| 5.2.4 Opamp Pinout Overview.         | 142        |
| 5.3 EFM32LG280 (LQFP100)             | 143        |
| 5.3.1 Pinout                         | 143        |
| 5.3.2 Alternate Functionality Pinout | 148        |
| 5.3.3 GPIO Pinout Overview           | 155        |
| 5.3.4 Opamp Pinout Overview.         | 155        |
| 5.4 EFM32LG290 (BGA112)              | 156        |
| 5.4.1 Pinout                         | 156        |
| 5.4.2 Alternate Functionality Pinout | 162        |
| 5.4.3 GPIO Pinout Overview           | 169        |
| 5.4.4 Opamp Pinout Overview.         | 169        |
| 5.5 EFM32LG295 (BGA120)              | 170        |
| 5.5.1 Pinout                         | 170        |
| 5.5.2 Alternate Functionality Pinout | 176        |
| 5.5.3 GPIO Pinout Overview           | 183        |
| 5.5.4 Opamp Pinout Overview.         | 183        |
| 5.6 EFM32LG330 (QFN64).              | 184        |
| 5.6.1 Pinout                         | 184        |
| 5.6.2 Alternate Functionality Pinout | 188        |
| 5.6.3 GPIO Pinout Overview           | 193        |
| 5.6.4 Opamp Pinout Overview.         | 193        |
| 5.7 EFM32LG332 (TQFP64)              | 194        |
| 5.7.1 Pinout                         | 194        |
| 5.7.2 Alternate Functionality Pinout | 198        |
| 5.7.3 GPIO Pinout Overview           | 202        |
| 5.7.4 Opamp Pinout Overview.         | 203        |
| 5.8 EFM32LG360 (CSP81).              | 204        |
| 5.8.1 Pinout                         | 204        |

|                                                 |     |
|-------------------------------------------------|-----|
| 5.8.2 Alternate Functionality Pinout . . . . .  | 209 |
| 5.8.3 Opamp Pinout Overview . . . . .           | 214 |
| 5.8.4 GPIO Pinout Overview . . . . .            | 214 |
| 5.9 EFM32LG380 (LQFP100) . . . . .              | 215 |
| 5.9.1 Pinout . . . . .                          | 215 |
| 5.9.2 Alternate Functionality Pinout . . . . .  | 220 |
| 5.9.3 GPIO Pinout Overview . . . . .            | 227 |
| 5.9.4 Opamp Pinout Overview . . . . .           | 227 |
| 5.10 EFM32LG390 (BGA112) . . . . .              | 228 |
| 5.10.1 Pinout . . . . .                         | 228 |
| 5.10.2 Alternate Functionality Pinout . . . . . | 234 |
| 5.10.3 GPIO Pinout Overview . . . . .           | 241 |
| 5.10.4 Opamp Pinout Overview . . . . .          | 241 |
| 5.11 EFM32LG395 (BGA120) . . . . .              | 242 |
| 5.11.1 Pinout . . . . .                         | 242 |
| 5.11.2 Alternate Functionality Pinout . . . . . | 248 |
| 5.11.3 GPIO Pinout Overview . . . . .           | 255 |
| 5.11.4 Opamp Pinout Overview . . . . .          | 255 |
| 5.12 EFM32LG840 (QFN64) . . . . .               | 256 |
| 5.12.1 Pinout . . . . .                         | 256 |
| 5.12.2 Alternate Functionality Pinout . . . . . | 260 |
| 5.12.3 GPIO Pinout Overview . . . . .           | 266 |
| 5.12.4 Opamp Pinout Overview . . . . .          | 266 |
| 5.13 EFM32LG842 (TQFP64) . . . . .              | 267 |
| 5.13.1 Pinout . . . . .                         | 267 |
| 5.13.2 Alternate Functionality Pinout . . . . . | 271 |
| 5.13.3 GPIO Pinout Overview . . . . .           | 276 |
| 5.13.4 Opamp Pinout Overview . . . . .          | 277 |
| 5.14 EFM32LG880 (LQFP100) . . . . .             | 278 |
| 5.14.1 Pinout . . . . .                         | 278 |
| 5.14.2 Alternate Functionality Pinout . . . . . | 284 |
| 5.14.3 GPIO Pinout Overview . . . . .           | 293 |
| 5.14.4 Opamp Pinout Overview . . . . .          | 294 |
| 5.15 EFM32LG890 (BGA112) . . . . .              | 295 |
| 5.15.1 Pinout . . . . .                         | 295 |
| 5.15.2 Alternate Functionality Pinout . . . . . | 301 |
| 5.15.3 GPIO Pinout Overview . . . . .           | 310 |
| 5.15.4 Opamp Pinout Overview . . . . .          | 311 |
| 5.16 EFM32LG895 (BGA120) . . . . .              | 312 |
| 5.16.1 Pinout . . . . .                         | 312 |
| 5.16.2 Alternate Functionality Pinout . . . . . | 318 |
| 5.16.3 GPIO Pinout Overview . . . . .           | 327 |
| 5.16.4 Opamp Pinout Overview . . . . .          | 327 |
| 5.17 EFM32LG900 (Wafer). . . . .                | 328 |
| 5.17.1 Padout . . . . .                         | 328 |
| 5.17.2 Alternate Functionality Padout . . . . . | 335 |


### 3.2.20 EFM32LG980

The features of the EFM32LG980 is a subset of the feature set described in the EFM32LG Reference Manual. The following table describes device specific implementation of the features.

**Table 3.20. EFM32LG980 Configuration Summary**

| Module    | Configuration                             | Pin Connections                                                                                                                                                         |
|-----------|-------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Cortex-M3 | Full configuration                        | NA                                                                                                                                                                      |
| DBG       | Full configuration                        | DBG_SWCLK, DBG_SWDIO, DBG_SWO                                                                                                                                           |
| MSC       | Full configuration                        | NA                                                                                                                                                                      |
| DMA       | Full configuration                        | NA                                                                                                                                                                      |
| RMU       | Full configuration                        | NA                                                                                                                                                                      |
| EMU       | Full configuration                        | NA                                                                                                                                                                      |
| CMU       | Full configuration                        | CMU_OUT0, CMU_OUT1                                                                                                                                                      |
| WDOG      | Full configuration                        | NA                                                                                                                                                                      |
| PRS       | Full configuration                        | NA                                                                                                                                                                      |
| USB       | Full configuration                        | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID                                                                                            |
| EBI       | Full configuration                        | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNCR, EBI_NANDREN, EBI_NANDWEN, EBI_REN, EBI_VSNCR, EBI_WEN |
| I2C0      | Full configuration                        | I2C0_SDA, I2C0_SCL                                                                                                                                                      |
| I2C1      | Full configuration                        | I2C1_SDA, I2C1_SCL                                                                                                                                                      |
| USART0    | Full configuration with IrDA              | US0_TX, US0_RX, US0_CLK, US0_CS                                                                                                                                         |
| USART1    | Full configuration with I2S               | US1_TX, US1_RX, US1_CLK, US1_CS                                                                                                                                         |
| USART2    | Full configuration with I2S               | US2_TX, US2_RX, US2_CLK, US2_CS                                                                                                                                         |
| UART0     | Full configuration                        | U0_TX, U0_RX                                                                                                                                                            |
| UART1     | Full configuration                        | U1_TX, U1_RX                                                                                                                                                            |
| LEUART0   | Full configuration                        | LEU0_TX, LEU0_RX                                                                                                                                                        |
| LEUART1   | Full configuration                        | LEU1_TX, LEU1_RX                                                                                                                                                        |
| TIMER0    | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]                                                                                                                                            |
| TIMER1    | Full configuration                        | TIM1_CC[2:0]                                                                                                                                                            |
| TIMER2    | Full configuration                        | TIM2_CC[2:0]                                                                                                                                                            |
| TIMER3    | Full configuration                        | TIM3_CC[2:0]                                                                                                                                                            |
| RTC       | Full configuration                        | NA                                                                                                                                                                      |
| BURTC     | Full configuration                        | NA                                                                                                                                                                      |
| LETIMER0  | Full configuration                        | LET0_O[1:0]                                                                                                                                                             |
| PCNT0     | Full configuration, 16-bit count register | PCNT0_S[1:0]                                                                                                                                                            |
| PCNT1     | Full configuration, 8-bit count register  | PCNT1_S[1:0]                                                                                                                                                            |
| PCNT2     | Full configuration, 8-bit count register  | PCNT2_S[1:0]                                                                                                                                                            |
| ACMP0     | Full configuration                        | ACMP0_CH[7:0], ACMP0_O                                                                                                                                                  |

| Parameter     | Symbol              | Test Condition                                                                             | Min | Typ  | Max | Unit                   |
|---------------|---------------------|--------------------------------------------------------------------------------------------|-----|------|-----|------------------------|
| Slew Rate     | SR <sub>OPAMP</sub> | (OPA2)BIASPROG=0xF,(OPA2)HALF-BIAS=0x0, 70 pF load Rising (Simulated at 25 C and VDD=3 V)  | —   | 3.2  | —   | V/ $\mu$ s             |
|               |                     | (OPA2)BIASPROG=0x7,(OPA2)HALF-BIAS=0x1, 70 pF load, Rising (Simulated at 25 C and VDD=3 V) | —   | 0.8  | —   | V/ $\mu$ s             |
|               |                     | (OPA2)BIASPROG=0x0,(OPA2)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 178  | —   | V/ $\mu$ s             |
|               |                     | (OPA2)BIASPROG=0x0,(OPA2)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 198  | —   | V/ $\mu$ s             |
|               |                     | (OPA2)BIASPROG=0x4,(OPA2)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 969  | —   | V/ $\mu$ s             |
|               |                     | (OPA2)BIASPROG=0x4,(OPA2)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 969  | —   | V/ $\mu$ s             |
|               |                     | (OPA1)BIASPROG=0x0,(OPA1)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 166  | —   | V/ $\mu$ s             |
|               |                     | (OPA1)BIASPROG=0x0,(OPA1)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 180  | —   | V/ $\mu$ s             |
|               |                     | (OPA1)BIASPROG=0x4,(OPA1)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 918  | —   | V/ $\mu$ s             |
|               |                     | (OPA1)BIASPROG=0x4,(OPA1)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 937  | —   | V/ $\mu$ s             |
|               |                     | (OPA0)BIASPROG=0x0,(OPA0)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 173  | —   | V/ $\mu$ s             |
|               |                     | (OPA0)BIASPROG=0x0,(OPA0)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 191  | —   | V/ $\mu$ s             |
|               |                     | (OPA0)BIASPROG=0x4,(OPA0)HALF-BIAS=0x1, 70 pF load, Rising                                 | —   | 935  | —   | V/ $\mu$ s             |
|               |                     | (OPA0)BIASPROG=0x4,(OPA0)HALF-BIAS=0x1, 70 pF load, Falling                                | —   | 950  | —   | V/ $\mu$ s             |
| Voltage Noise | N <sub>OPAMP</sub>  | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<10 kHz, OPAX-HCMDIS=0                             | —   | 101  | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<10 kHz, OPAX-HCMDIS=1                             | —   | 141  | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAX-HCMDIS=0                              | —   | 196  | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | V <sub>out</sub> =1V, RESSEL=0, 0.1 Hz<f<1 MHz, OPAX-HCMDIS=1                              | —   | 229  | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | RESSEL=7, 0.1 Hz<f<10 kHz, OPAX-HCMDIS=0                                                   | —   | 1230 | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | RESSEL=7, 0.1 Hz<f<10 kHz, OPAX-HCMDIS=1                                                   | —   | 2130 | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | RESSEL=7, 0.1 Hz<f<1 MHz, OPAX-HCMDIS=0                                                    | —   | 1630 | —   | $\mu$ V <sub>RMS</sub> |
|               |                     | RESSEL=7, 0.1 Hz<f<1 MHz, OPAX-HCMDIS=1                                                    | —   | 2590 | —   | $\mu$ V <sub>RMS</sub> |



**Figure 4.35. OPAMP Voltage Noise Spectral Density(Non-Unity Gain)**




Figure 4.40. EBI Read Enable Related Timing Requirements

Table 4.22. EBI Read Enable Related Timing Requirements

| Parameter                                               | Symbol                     | Min | Typ | Max | Unit |
|---------------------------------------------------------|----------------------------|-----|-----|-----|------|
| Setup time, from EBI_AD valid to trailing EBI_REn edge  | $t_{SU\_REn}^{1\ 2\ 3\ 4}$ | 37  | —   | —   | ns   |
| Hold time, from trailing EBI_REn edge to EBI_AD invalid | $t_{H\_REn}^{1\ 2\ 3\ 4}$  | -1  | —   | —   | ns   |

**Note:**

1. Applies for all addressing modes (figure only shows D16A8).
2. Applies for both EBI\_REn and EBI\_NANDREn (figure only shows EBI\_REn)
3. Applies for all polarities (figure only shows active low signals)
4. Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )




Figure 4.41. EBI Ready/Wait Related Timing Requirements

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                     |                                                  |                            |                                                           |
|---------------------|----------|-------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|----------------------------|-----------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                                        | Timers                                           | Communication              | Other                                                     |
| 22                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1                                                                                                     | LETIM0_OUT1 #1                                   | I2C1_SCL #1                |                                                           |
| 23                  | AVDD_1   | Analog power supply 1.                                                                                                        |                                                  |                            |                                                           |
| 24                  | PB13     | HFXTAL_P                                                                                                                      |                                                  | US0_CLK #4/5<br>LEU0_TX #1 |                                                           |
| 25                  | PB14     | HFXTAL_N                                                                                                                      |                                                  | US0_CS #4/5 LEU0_RX<br>#1  |                                                           |
| 26                  | IOVDD_3  | Digital IO power supply 3.                                                                                                    |                                                  |                            |                                                           |
| 27                  | AVDD_0   | Analog power supply 0.                                                                                                        |                                                  |                            |                                                           |
| 28                  | PD0      | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1                                                                | PCNT2_S0IN #0                                    | US1_TX #1                  |                                                           |
| 29                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT                                                                                 | TIM0_CC0 #3<br>PCNT2_S1IN #0                     | US1_RX #1                  | DBG_SWO #2                                                |
| 30                  | PD2      | ADC0_CH2                                                                                                                      | TIM0_CC1 #3                                      | US1_CLK #1                 | DBG_SWO #3                                                |
| 31                  | PD3      | ADC0_CH3 OPAMP_N2                                                                                                             | TIM0_CC2 #3                                      | US1_CS #1                  | ETM_TD1 #0/2                                              |
| 32                  | PD4      | ADC0_CH4 OPAMP_P2                                                                                                             |                                                  | LEU0_TX #0                 | ETM_TD2 #0/2                                              |
| 33                  | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0                                                                                                     |                                                  | LEU0_RX #0                 | ETM_TD3 #0/2                                              |
| 34                  | PD6      | ADC0_CH6 OPAMP_P1                                                                                                             | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3 | US1_RX #2 I2C0_SDA<br>#1   | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 35                  | PD7      | ADC0_CH7 OPAMP_N1                                                                                                             | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3 | US1_TX #2 I2C0_SCL<br>#1   | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 36                  | PD8      | BU_VIN                                                                                                                        |                                                  |                            | CMU_CLK1 #1                                               |
| 37                  | PC6      | ACMP0_CH6                                                                                                                     |                                                  | LEU1_TX #0 I2C0_SDA<br>#2  | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 38                  | PC7      | ACMP0_CH7                                                                                                                     |                                                  | LEU1_RX #0 I2C0_SCL<br>#2  | LES_CH7 #0 ETM_TD0<br>#2                                  |
| 39                  | VDD_DREG | Power supply for on-chip voltage regulator.                                                                                   |                                                  |                            |                                                           |
| 40                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                                                  |                            |                                                           |
| 41                  | PC8      | ACMP1_CH0                                                                                                                     | TIM2_CC0 #2                                      | US0_CS #2                  | LES_CH8 #0                                                |
| 42                  | PC9      | ACMP1_CH1                                                                                                                     | TIM2_CC1 #2                                      | US0_CLK #2                 | LES_CH9 #0<br>GPIO_EM4WU2                                 |
| 43                  | PC10     | ACMP1_CH2                                                                                                                     | TIM2_CC2 #2                                      | US0_RX #2                  | LES_CH10 #0                                               |
| 44                  | PC11     | ACMP1_CH3                                                                                                                     |                                                  | US0_TX #2                  | LES_CH11 #0                                               |
| 45                  | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT #0/<br>OPAMP_OUT1ALT                                                                                |                                                  |                            | CMU_CLK0 #1<br>LES_CH12 #0                                |

### 5.1.3 GPIO Pinout Overview


The specific GPIO pins available in EFM32LG230 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 5.3. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15   | —      | —      | —      | —      | PA10   | PA9   | PA8   | —     | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | PA12   | PB11   | —      | —     | PB8   | PB7   | —     | —     | —     | —     | —     | —     | —     |
| Port C | PC15   | PC14   | PC13   | PC12   | PC11   | PC10   | PC9   | PC8   | PC7   | PC6   | PC5   | PC4   | PC3   | PC2   | PC1   | PC0   |
| Port D | —      | —      | —      | —      | —      | —      | —     | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | —     | —     | —     | —     | —     | —     | —     | —     |
| Port F | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | PF5   | PF4   | PF3   | PF2   | PF1   | PF0   |

### 5.1.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG230 is shown in the following figure.



**Figure 5.2. Opamp Pinout**

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description      |                    |                                                    |                                       |                             |
|-----------------------|----------|------------------------------------------------|--------------------|----------------------------------------------------|---------------------------------------|-----------------------------|
| Pin #                 | Pin Name | Analog                                         | EBI                | Timers                                             | Communication                         | Other                       |
| 3                     | PA2      |                                                | EBI_AD11 #0/1/2    | TIM0_CC2 #0/1                                      |                                       | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                     | PA3      |                                                | EBI_AD12 #0/1/2    | TIM0_CDTI0 #0                                      | U0_TX #2                              | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                     | PA4      |                                                | EBI_AD13 #0/1/2    | TIM0_CDTI1 #0                                      | U0_RX #2                              | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                     | PA5      |                                                | EBI_AD14 #0/1/2    | TIM0_CDTI2 #0                                      | LEU1_TX #1                            | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                     | PA6      |                                                | EBI_AD15 #0/1/2    |                                                    | LEU1_RX #1                            | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                     | IOVDD_0  | Digital IO power supply 0.                     |                    |                                                    |                                       |                             |
| 9                     | PB0      |                                                | EBI_A16 #0/1/2     | TIM1_CC0 #2                                        |                                       |                             |
| 10                    | PB1      |                                                | EBI_A17 #0/1/2     | TIM1_CC1 #2                                        |                                       |                             |
| 11                    | PB2      |                                                | EBI_A18 #0/1/2     | TIM1_CC2 #2                                        |                                       |                             |
| 12                    | PB3      |                                                | EBI_A19 #0/1/2     | PCNT1_S0IN #1                                      | US2_TX #1                             |                             |
| 13                    | PB4      |                                                | EBI_A20 #0/1/2     | PCNT1_S1IN #1                                      | US2_RX #1                             |                             |
| 14                    | PB5      |                                                | EBI_A21 #0/1/2     |                                                    | US2_CLK #1                            |                             |
| 15                    | PB6      |                                                | EBI_A22 #0/1/2     |                                                    | US2_CS #1                             |                             |
| 16                    | VSS      | Ground.                                        |                    |                                                    |                                       |                             |
| 17                    | IOVDD_1  | Digital IO power supply 1.                     |                    |                                                    |                                       |                             |
| 18                    | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT #0/<br>OPAMP_OUT0ALT | EBI_A23 #0/1/2     | TIM0_CC1 #4<br>PCNT0_S0IN #2                       | US0_TX #5<br>US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0<br>PRS_CH2 #0    |
| 19                    | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT #1/<br>OPAMP_OUT0ALT | EBI_A24 #0/1/2     | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5<br>US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0<br>PRS_CH3 #0    |
| 20                    | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT #2/<br>OPAMP_OUT0ALT | EBI_A25 #0/1/2     | TIM0_CDTI0 #4                                      | US2_TX #0                             | LES_CH2 #0                  |
| 21                    | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT #3/<br>OPAMP_OUT0ALT | EBI_NANDREn #0/1/2 | TIM0_CDTI1 #4                                      | US2_RX #0                             | LES_CH3 #0                  |
| 22                    | PC4      | ACMP0_CH4<br>OPAMP_P0                          | EBI_A26 #0/1/2     | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0<br>I2C1_SDA #0             | LES_CH4 #0                  |
| 23                    | PC5      | ACMP0_CH5<br>OPAMP_N0                          | EBI_NANDWEn #0/1/2 | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0<br>I2C1_SCL #0              | LES_CH5 #0                  |
| 24                    | PB7      | LFXTAL_P                                       |                    | TIM1_CC0 #3                                        | US0_TX #4<br>US1_CLK #0               |                             |
| 25                    | PB8      | LFXTAL_N                                       |                    | TIM1_CC1 #3                                        | US0_RX #4<br>US1_CS #0                |                             |

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                                                                                   |                                                    |                                    |                             |
|---------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|------------------------------------|-----------------------------|
| Pin #               | Pin Name | Analog                                                                                                                                                                                      | Timers                                             | Communication                      | Other                       |
| 2                   | PA1      |                                                                                                                                                                                             | TIM0_CC1 #0/1                                      | I2C0_SCL #0                        | CMU_CLK1 #0<br>PRS_CH1 #0   |
| 3                   | PA2      |                                                                                                                                                                                             | TIM0_CC2 #0/1                                      |                                    | CMU_CLK0 #0<br>ETM_TD0 #3   |
| 4                   | PA3      |                                                                                                                                                                                             | TIM0_CDTI0 #0                                      |                                    | LES_ALTEX2 #0<br>ETM_TD1 #3 |
| 5                   | PA4      |                                                                                                                                                                                             | TIM0_CDTI1 #0                                      |                                    | LES_ALTEX3 #0<br>ETM_TD2 #3 |
| 6                   | PA5      |                                                                                                                                                                                             | TIM0_CDTI2 #0                                      | LEU1_TX #1                         | LES_ALTEX4 #0<br>ETM_TD3 #3 |
| 7                   | PA6      |                                                                                                                                                                                             |                                                    | LEU1_RX #1                         | ETM_TCLK #3<br>GPIO_EM4WU1  |
| 8                   | IOVDD_0  | Digital IO power supply 0.                                                                                                                                                                  |                                                    |                                    |                             |
| 9                   | PC0      | ACMP0_CH0<br>DAC0_OUT0ALT #0/<br>OPAMP_OUT0ALT                                                                                                                                              | TIM0_CC1 #4<br>PCNT0_S0IN #2                       | US0_TX #5 US1_TX #0<br>I2C0_SDA #4 | LES_CH0 #0 PRS_CH2<br>#0    |
| 10                  | PC1      | ACMP0_CH1<br>DAC0_OUT0ALT #1/<br>OPAMP_OUT0ALT                                                                                                                                              | TIM0_CC2 #4<br>PCNT0_S1IN #2                       | US0_RX #5 US1_RX #0<br>I2C0_SCL #4 | LES_CH1 #0 PRS_CH3<br>#0    |
| 11                  | PC2      | ACMP0_CH2<br>DAC0_OUT0ALT #2/<br>OPAMP_OUT0ALT                                                                                                                                              | TIM0_CDTI0 #4                                      | US2_TX #0                          | LES_CH2 #0                  |
| 12                  | PC3      | ACMP0_CH3<br>DAC0_OUT0ALT #3/<br>OPAMP_OUT0ALT                                                                                                                                              | TIM0_CDTI1 #4                                      | US2_RX #0                          | LES_CH3 #0                  |
| 13                  | PC4      | ACMP0_CH4<br>OPAMP_P0                                                                                                                                                                       | TIM0_CDTI2 #4 LE-<br>TIM0_OUT0 #3<br>PCNT1_S0IN #0 | US2_CLK #0 I2C1_SDA<br>#0          | LES_CH4 #0                  |
| 14                  | PC5      | ACMP0_CH5<br>OPAMP_N0                                                                                                                                                                       | LETIM0_OUT1 #3<br>PCNT1_S1IN #0                    | US2_CS #0 I2C1_SCL<br>#0           | LES_CH5 #0                  |
| 15                  | PB7      | LFXTAL_P                                                                                                                                                                                    | TIM1_CC0 #3                                        | US0_TX #4 US1_CLK<br>#0            |                             |
| 16                  | PB8      | LFXTAL_N                                                                                                                                                                                    | TIM1_CC1 #3                                        | US0_RX #4 US1_CS #0                |                             |
| 17                  | PA8      |                                                                                                                                                                                             | TIM2_CC0 #0                                        |                                    |                             |
| 18                  | PA9      |                                                                                                                                                                                             | TIM2_CC1 #0                                        |                                    |                             |
| 19                  | PA10     |                                                                                                                                                                                             | TIM2_CC2 #0                                        |                                    |                             |
| 20                  | RESETn   | Reset input, active low. To apply an external reset source to this pin, it is required to only drive this pin low during reset, and let the internal pull-up ensure that reset is released. |                                                    |                                    |                             |
| 21                  | PB11     | DAC0_OUT0 /<br>OPAMP_OUT0                                                                                                                                                                   | TIM1_CC2 #3 LE-<br>TIM0_OUT0 #1                    | I2C1_SDA #1                        |                             |
| 22                  | PB12     | DAC0_OUT1 /<br>OPAMP_OUT1                                                                                                                                                                   | LETIM0_OUT1 #1                                     | I2C1_SCL #1                        |                             |
| 23                  | AVDD_1   | Analog power supply 1.                                                                                                                                                                      |                                                    |                                    |                             |
| 24                  | PB13     | HFXTAL_P                                                                                                                                                                                    |                                                    | US0_CLK #4/5<br>LEU0_TX #1         |                             |

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                     |                                                                |                           |                                                           |
|---------------------|----------|-------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|---------------------------|-----------------------------------------------------------|
| Pin #               | Pin Name | Analog                                                                                                                        | Timers                                                         | Communication             | Other                                                     |
| 27                  | AVDD_0   | Analog power supply 0.                                                                                                        |                                                                |                           |                                                           |
| 28                  | PD0      | ADC0_CH0<br>DAC0_OUT0ALT #4/<br>OPAMP_OUT0ALT<br>OPAMP_OUT2 #1                                                                | PCNT2_S0IN #0                                                  | US1_TX #1                 |                                                           |
| 29                  | PD1      | ADC0_CH1<br>DAC0_OUT1ALT #4/<br>OPAMP_OUT1ALT                                                                                 | TIM0_CC0 #3<br>PCNT2_S1IN #0                                   | US1_RX #1                 | DBG_SWO #2                                                |
| 30                  | PD2      | ADC0_CH2                                                                                                                      | TIM0_CC1 #3                                                    | US1_CLK #1                | DBG_SWO #3                                                |
| 31                  | PD3      | ADC0_CH3 OPAMP_N2                                                                                                             | TIM0_CC2 #3                                                    | US1_CS #1                 | ETM_TD1 #0/2                                              |
| 32                  | PD4      | ADC0_CH4 OPAMP_P2                                                                                                             |                                                                | LEU0_TX #0                | ETM_TD2 #0/2                                              |
| 33                  | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0                                                                                                     |                                                                | LEU0_RX #0                | ETM_TD3 #0/2                                              |
| 34                  | PD6      | ADC0_CH6 OPAMP_P1                                                                                                             | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3               | US1_RX #2 I2C0_SDA<br>#1  | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 35                  | PD7      | ADC0_CH7 OPAMP_N1                                                                                                             | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3               | US1_TX #2 I2C0_SCL<br>#1  | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 36                  | PD8      | BU_VIN                                                                                                                        |                                                                |                           | CMU_CLK1 #1                                               |
| 37                  | PC6      | ACMP0_CH6                                                                                                                     |                                                                | LEU1_TX #0 I2C0_SDA<br>#2 | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 38                  | PC7      | ACMP0_CH7                                                                                                                     |                                                                | LEU1_RX #0 I2C0_SCL<br>#2 | LES_CH7 #0 ETM_TD0<br>#2                                  |
| 39                  | VDD_DREG | Power supply for on-chip voltage regulator.                                                                                   |                                                                |                           |                                                           |
| 40                  | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                                                                |                           |                                                           |
| 41                  | PE4      | LCD_COM0                                                                                                                      |                                                                | US0_CS #1                 |                                                           |
| 42                  | PE5      | LCD_COM1                                                                                                                      |                                                                | US0_CLK #1                |                                                           |
| 43                  | PE6      | LCD_COM2                                                                                                                      |                                                                | US0_RX #1                 |                                                           |
| 44                  | PE7      | LCD_COM3                                                                                                                      |                                                                | US0_TX #1                 |                                                           |
| 45                  | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT #0/<br>OPAMP_OUT1ALT                                                                                |                                                                |                           | CMU_CLK0 #1<br>LES_CH12 #0                                |
| 46                  | PC13     | ACMP1_CH5<br>DAC0_OUT1ALT #1/<br>OPAMP_OUT1ALT                                                                                | TIM0_CDTI0 #1/3<br>TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0 |                           | LES_CH13 #0                                               |
| 47                  | PC14     | ACMP1_CH6<br>DAC0_OUT1ALT #2/<br>OPAMP_OUT1ALT                                                                                | TIM0_CDTI1 #1/3<br>TIM1_CC1 #0<br>PCNT0_S1IN #0                | US0_CS #3                 | LES_CH14 #0                                               |
| 48                  | PC15     | ACMP1_CH7<br>DAC0_OUT1ALT #3/<br>OPAMP_OUT1ALT                                                                                | TIM0_CDTI2 #1/3<br>TIM1_CC2 #0                                 | US0_CLK #3                | LES_CH15 #0<br>DBG_SWO #1                                 |

| QFN64 Pin# and Name |          | Pin Alternate Functionality / Description |                             |                                   |                                            |
|---------------------|----------|-------------------------------------------|-----------------------------|-----------------------------------|--------------------------------------------|
| Pin #               | Pin Name | Analog                                    | Timers                      | Communication                     | Other                                      |
| 49                  | PF0      |                                           | TIM0_CC0 #5 LE-TIM0_OUT0 #2 | US1_CLK #2 LEU0_TX #3 I2C0_SDA #5 | DBG_SWCLK #0/1/2/3                         |
| 50                  | PF1      |                                           | TIM0_CC1 #5 LE-TIM0_OUT1 #2 | US1_CS #2 LEU0_RX #3 I2C0_SCL #5  | DBG_SWDIO #0/1/2/3<br>GPIO_EM4WU3          |
| 51                  | PF2      | LCD_SEG0                                  | TIM0_CC2 #5                 | LEU0_TX #4                        | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4    |
| 52                  | PF3      | LCD_SEG1                                  | TIM0_CDTI0 #2/5             |                                   | PRS_CH0 #1 ETM_TD3 #1                      |
| 53                  | PF4      | LCD_SEG2                                  | TIM0_CDTI1 #2/5             |                                   | PRS_CH1 #1                                 |
| 54                  | PF5      | LCD_SEG3                                  | TIM0_CDTI2 #2/5             |                                   | PRS_CH2 #1                                 |
| 55                  | IOVDD_5  | Digital IO power supply 5.                |                             |                                   |                                            |
| 56                  | PE8      | LCD_SEG4                                  | PCNT2_S0IN #1               |                                   | PRS_CH3 #1                                 |
| 57                  | PE9      | LCD_SEG5                                  | PCNT2_S1IN #1               |                                   |                                            |
| 58                  | PE10     | LCD_SEG6                                  | TIM1_CC0 #1                 | US0_TX #0                         | BOOT_TX                                    |
| 59                  | PE11     | LCD_SEG7                                  | TIM1_CC1 #1                 | US0_RX #0                         | LES_ALTEX5 #0<br>BOOT_RX                   |
| 60                  | PE12     | LCD_SEG8                                  | TIM1_CC2 #1                 | US0_RX #3 US0_CLK #0 I2C0_SDA #6  | CMU_CLK1 #2<br>LES_ALTEX6 #0               |
| 61                  | PE13     | LCD_SEG9                                  |                             | US0_TX #3 US0_CS #0 I2C0_SCL #6   | LES_ALTEX7 #0<br>ACMP0_O #0<br>GPIO_EM4WU5 |
| 62                  | PE14     | LCD_SEG10                                 | TIM3_CC0 #0                 | LEU0_TX #2                        |                                            |
| 63                  | PE15     | LCD_SEG11                                 | TIM3_CC1 #0                 | LEU0_RX #2                        |                                            |
| 64                  | PA15     | LCD_SEG12                                 | TIM3_CC2 #0                 |                                   |                                            |

### 5.12.3 GPIO Pinout Overview


The specific GPIO pins available in EFM32LG840 is shown in the following table. Each GPIO port is organized as 16-bit ports indicated by letters A through F, and the individual pin on this port is indicated by a number from 15 down to 0.

**Table 5.36. GPIO Pinout**

| Port   | Pin 15 | Pin 14 | Pin 13 | Pin 12 | Pin 11 | Pin 10 | Pin 9 | Pin 8 | Pin 7 | Pin 6 | Pin 5 | Pin 4 | Pin 3 | Pin 2 | Pin 1 | Pin 0 |
|--------|--------|--------|--------|--------|--------|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| Port A | PA15   | PA14   | PA13   | PA12   | —      | —      | —     | —     | —     | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |
| Port B | —      | PB14   | PB13   | PB12   | PB11   | —      | —     | PB8   | PB7   | PB6   | PB5   | PB4   | PB3   | —     | —     | —     |
| Port C | PC15   | PC14   | PC13   | PC12   | —      | —      | —     | —     | PC7   | PC6   | PC5   | PC4   | —     | —     | —     | —     |
| Port D | —      | —      | —      | —      | —      | —      | —     | PD8   | PD7   | PD6   | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |
| Port E | PE15   | PE14   | PE13   | PE12   | PE11   | PE10   | PE9   | PE8   | PE7   | PE6   | PE5   | PE4   | —     | —     | —     | —     |
| Port F | —      | —      | —      | —      | —      | —      | —     | —     | —     | —     | PF5   | PF4   | PF3   | PF2   | PF1   | PF0   |

### 5.12.4 Opamp Pinout Overview

The specific opamp terminals available in EFM32LG840 is shown in the following figure.



**Figure 5.24. Opamp Pinout**

| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description                                                                                     |                |                                                                |                           |                                                           |
|-----------------------|----------|-------------------------------------------------------------------------------------------------------------------------------|----------------|----------------------------------------------------------------|---------------------------|-----------------------------------------------------------|
| Pin #                 | Pin Name | Analog                                                                                                                        | EBI            | Timers                                                         | Communication             | Other                                                     |
| 50                    | PD4      | ADC0_CH4<br>OPAMP_P2                                                                                                          |                |                                                                | LEU0_TX #0                | ETM_TD2 #0/2                                              |
| 51                    | PD5      | ADC0_CH5<br>OPAMP_OUT2 #0                                                                                                     |                |                                                                | LEU0_RX #0                | ETM_TD3 #0/2                                              |
| 52                    | PD6      | ADC0_CH6<br>OPAMP_P1                                                                                                          |                | TIM1_CC0 #4 LE-<br>TIM0_OUT0 #0<br>PCNT0_S0IN #3               | US1_RX #2<br>I2C0_SDA #1  | LES_ALTEX0 #0<br>ACMP0_O #2<br>ETM_TD0 #0                 |
| 53                    | PD7      | ADC0_CH7<br>OPAMP_N1                                                                                                          |                | TIM1_CC1 #4 LE-<br>TIM0_OUT1 #0<br>PCNT0_S1IN #3               | US1_TX #2<br>I2C0_SCL #1  | CMU_CLK0 #2<br>LES_ALTEX1 #0<br>ACMP1_O #2<br>ETM_TCLK #0 |
| 54                    | PD8      | BU_VIN                                                                                                                        |                |                                                                |                           | CMU_CLK1 #1                                               |
| 55                    | PC6      | ACMP0_CH6                                                                                                                     | EBI_A05 #0/1/2 |                                                                | LEU1_TX #0<br>I2C0_SDA #2 | LES_CH6 #0<br>ETM_TCLK #2                                 |
| 56                    | PC7      | ACMP0_CH7                                                                                                                     | EBI_A06 #0/1/2 |                                                                | LEU1_RX #0<br>I2C0_SCL #2 | LES_CH7 #0<br>ETM_TD0 #2                                  |
| 57                    | VDD_DREG | Power supply for on-chip voltage regulator.                                                                                   |                |                                                                |                           |                                                           |
| 58                    | VSS      | Ground.                                                                                                                       |                |                                                                |                           |                                                           |
| 59                    | DECOUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C <sub>DECOUPLE</sub> is required at this pin. |                |                                                                |                           |                                                           |
| 60                    | PE0      |                                                                                                                               | EBI_A07 #0/1/2 | TIM3_CC0 #1<br>PCNT0_S0IN #1                                   | U0_TX #1<br>I2C1_SDA #2   |                                                           |
| 61                    | PE1      |                                                                                                                               | EBI_A08 #0/1/2 | TIM3_CC1 #1<br>PCNT0_S1IN #1                                   | U0_RX #1<br>I2C1_SCL #2   |                                                           |
| 62                    | PE2      | BU_VOUT                                                                                                                       | EBI_A09 #0     | TIM3_CC2 #1                                                    | U1_TX #3                  | ACMP0_O #1                                                |
| 63                    | PE3      | BU_STAT                                                                                                                       | EBI_A10 #0     |                                                                | U1_RX #3                  | ACMP1_O #1                                                |
| 64                    | PE4      | LCD_COM0                                                                                                                      | EBI_A11 #0/1/2 |                                                                | US0_CS #1                 |                                                           |
| 65                    | PE5      | LCD_COM1                                                                                                                      | EBI_A12 #0/1/2 |                                                                | US0_CLK #1                |                                                           |
| 66                    | PE6      | LCD_COM2                                                                                                                      | EBI_A13 #0/1/2 |                                                                | US0_RX #1                 |                                                           |
| 67                    | PE7      | LCD_COM3                                                                                                                      | EBI_A14 #0/1/2 |                                                                | US0_TX #1                 |                                                           |
| 68                    | PC8      | ACMP1_CH0                                                                                                                     | EBI_A15 #0/1/2 | TIM2_CC0 #2                                                    | US0_CS #2                 | LES_CH8 #0                                                |
| 69                    | PC9      | ACMP1_CH1                                                                                                                     | EBI_A09 #1/2   | TIM2_CC1 #2                                                    | US0_CLK #2                | LES_CH9 #0<br>GPIO_EM4WU2                                 |
| 70                    | PC10     | ACMP1_CH2                                                                                                                     | EBI_A10 #1/2   | TIM2_CC2 #2                                                    | US0_RX #2                 | LES_CH10 #0                                               |
| 71                    | PC11     | ACMP1_CH3                                                                                                                     | EBI_ALE #1/2   |                                                                | US0_TX #2                 | LES_CH11 #0                                               |
| 72                    | PC12     | ACMP1_CH4<br>DAC0_OUT1ALT<br>#0/<br>OPAMP_OUT1ALT                                                                             |                |                                                                | U1_TX #0                  | CMU_CLK0 #1<br>LES_CH12 #0                                |
| 73                    | PC13     | ACMP1_CH5<br>DAC0_OUT1ALT<br>#1/<br>OPAMP_OUT1ALT                                                                             |                | TIM0_CDTI0 #1/3<br>TIM1_CC0 #0<br>TIM1_CC2 #4<br>PCNT0_S0IN #0 | U1_RX #0                  | LES_CH13 #0                                               |

| Alternate     | LOCATION |      |      |   |   |   |   | Description                                                          |
|---------------|----------|------|------|---|---|---|---|----------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3 | 4 | 5 | 6 |                                                                      |
| EBI_A06       | PC7      | PC7  | PC7  |   |   |   |   | External Bus Interface (EBI) address output pin 06.                  |
| EBI_A07       | PE0      | PE0  | PE0  |   |   |   |   | External Bus Interface (EBI) address output pin 07.                  |
| EBI_A08       | PE1      | PE1  | PE1  |   |   |   |   | External Bus Interface (EBI) address output pin 08.                  |
| EBI_A09       | PE2      | PC9  | PC9  |   |   |   |   | External Bus Interface (EBI) address output pin 09.                  |
| EBI_A10       | PE3      | PC10 | PC10 |   |   |   |   | External Bus Interface (EBI) address output pin 10.                  |
| EBI_A11       | PE4      | PE4  | PE4  |   |   |   |   | External Bus Interface (EBI) address output pin 11.                  |
| EBI_A12       | PE5      | PE5  | PE5  |   |   |   |   | External Bus Interface (EBI) address output pin 12.                  |
| EBI_A13       | PE6      | PE6  | PE6  |   |   |   |   | External Bus Interface (EBI) address output pin 13.                  |
| EBI_A14       | PE7      | PE7  | PE7  |   |   |   |   | External Bus Interface (EBI) address output pin 14.                  |
| EBI_A15       | PC8      | PC8  | PC8  |   |   |   |   | External Bus Interface (EBI) address output pin 15.                  |
| EBI_A16       | PB0      | PB0  | PB0  |   |   |   |   | External Bus Interface (EBI) address output pin 16.                  |
| EBI_A17       | PB1      | PB1  | PB1  |   |   |   |   | External Bus Interface (EBI) address output pin 17.                  |
| EBI_A18       | PB2      | PB2  | PB2  |   |   |   |   | External Bus Interface (EBI) address output pin 18.                  |
| EBI_A19       | PB3      | PB3  | PB3  |   |   |   |   | External Bus Interface (EBI) address output pin 19.                  |
| EBI_A20       | PB4      | PB4  | PB4  |   |   |   |   | External Bus Interface (EBI) address output pin 20.                  |
| EBI_A21       | PB5      | PB5  | PB5  |   |   |   |   | External Bus Interface (EBI) address output pin 21.                  |
| EBI_A22       | PB6      | PB6  | PB6  |   |   |   |   | External Bus Interface (EBI) address output pin 22.                  |
| EBI_A23       | PC0      | PC0  | PC0  |   |   |   |   | External Bus Interface (EBI) address output pin 23.                  |
| EBI_A24       | PC1      | PC1  | PC1  |   |   |   |   | External Bus Interface (EBI) address output pin 24.                  |
| EBI_A25       | PC2      | PC2  | PC2  |   |   |   |   | External Bus Interface (EBI) address output pin 25.                  |
| EBI_A26       | PC4      | PC4  | PC4  |   |   |   |   | External Bus Interface (EBI) address output pin 26.                  |
| EBI_A27       | PD2      | PD2  | PD2  |   |   |   |   | External Bus Interface (EBI) address output pin 27.                  |
| EBI_AD00      | PE8      | PE8  | PE8  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01      | PE9      | PE9  | PE9  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02      | PE10     | PE10 | PE10 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03      | PE11     | PE11 | PE11 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04      | PE12     | PE12 | PE12 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05      | PE13     | PE13 | PE13 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06      | PE14     | PE14 | PE14 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 06. |
| EBI_AD07      | PE15     | PE15 | PE15 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 07. |
| EBI_AD08      | PA15     | PA15 | PA15 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 08. |

| Alternate              | LOCATION |   |   |   |   |   |   |                                                                                                                       |
|------------------------|----------|---|---|---|---|---|---|-----------------------------------------------------------------------------------------------------------------------|
| Functionality          | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description                                                                                                           |
| LCD_SEG4               | PE8      |   |   |   |   |   |   | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG5               | PE9      |   |   |   |   |   |   | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG6               | PE10     |   |   |   |   |   |   | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG7               | PE11     |   |   |   |   |   |   | LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG8               | PE12     |   |   |   |   |   |   | LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                                |
| LCD_SEG9               | PE13     |   |   |   |   |   |   | LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                                |
| LCD_SEG10              | PE14     |   |   |   |   |   |   | LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                               |
| LCD_SEG11              | PE15     |   |   |   |   |   |   | LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                               |
| LCD_SEG12              | PA15     |   |   |   |   |   |   | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG13              | PA0      |   |   |   |   |   |   | LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG14              | PA1      |   |   |   |   |   |   | LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG15              | PA2      |   |   |   |   |   |   | LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG16              | PA3      |   |   |   |   |   |   | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG17              | PA4      |   |   |   |   |   |   | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG18              | PA5      |   |   |   |   |   |   | LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG19              | PA6      |   |   |   |   |   |   | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG20/<br>LCD_COM4 | PB3      |   |   |   |   |   |   | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| LCD_SEG21/<br>LCD_COM5 | PB4      |   |   |   |   |   |   | LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| LCD_SEG22/<br>LCD_COM6 | PB5      |   |   |   |   |   |   | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| LCD_SEG23/<br>LCD_COM7 | PB6      |   |   |   |   |   |   | LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24              | PF6      |   |   |   |   |   |   | LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.                                             |

## 8.2 CSP81 PCB Layout




Figure 8.2. CSP81 PCB Land Pattern

Table 8.2. CSP81 PCB Land Pattern Dimensions (Dimensions in mm)

| Symbol | Dim. (mm) |
|--------|-----------|
| X      | 0.20      |
| C1     | 3.20      |
| C2     | 3.20      |
| E1     | 0.40      |
| E2     | 0.40      |

### 10.3 TQFP64 Package Marking

In the illustration below package fields and position are shown.




Figure 10.5. Example Chip Marking (Top View)

## 14.5 Revision 1.20

September 30th, 2013

This revision applies the following devices:

- EFM32LG230
- EFM32LG232
- EFM32LG280
- EFM32LG290
- EFM32LG295
- EFM32LG330
- EFM32LG332
- EFM32LG380
- EFM32LG390
- EFM32LG395
- EFM32LG840
- EFM32LG842
- EFM32LG880
- EFM32LG890
- EFM32LG895
- EFM32LG940
- EFM32LG942
- EFM32LG980
- EFM32LG990
- EFM32LG995

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected GPIO operating voltage from 1.8 V to 1.85 V.

For devices with USB, added the USB bootloader information.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

For QFN64 packages, removed UART mentioned incorrectly in the QFN64 parts.

Updated Environmental information.

Updated trademark, disclaimer and contact information.

Other minor corrections.

This revision applies the following devices:

- EFM32LG900

March 16th, 2015

Corrected pad numbers and the order of the pads in the padout table so that it matches the drawing.

## 14.8 Revision 1.00

This revision applies the following devices:

- EFM32LG230
- EFM32LG232
- EFM32LG280
- EFM32LG290
- EFM32LG295
- EFM32LG330
- EFM32LG332
- EFM32LG380
- EFM32LG390
- EFM32LG395
- EFM32LG840
- EFM32LG842
- EFM32LG880
- EFM32LG890
- EFM32LG895
- EFM32LG940
- EFM32LG942
- EFM32LG980
- EFM32LG990
- EFM32LG995

September 11th, 2012

Updated the HFRCO 1 MHz band typical value to 1.2 MHz.

Updated the HFRCO 7 MHz band typical value to 6.6 MHz.

For BGA112 and BGA120 packages, corrected BGA solder balls material from Sn96.5/Ag3/Cu0.5 to SAC105.

This revision applies the following devices:

- EFM32LG360
- EFM32LG900

October 15th, 2014

Initial release.

## 14.9 Revision 0.92

May 25th, 2012

This revision applies the following devices:

- EFM32LG290
- EFM32LG295
- EFM32LG390
- EFM32LG395
- EFM32LG890
- EFM32LG895
- EFM32LG990
- EFM32LG995

Corrected BGA solder balls material description.

Corrected EM3 current consumption in the Electrical Characteristics section.