




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                      |
| Core Processor             | ARM® Cortex®-M3                                                                                                                                               |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 48MHz                                                                                                                                                         |
| Connectivity               | EBI/EMI, I <sup>2</sup> C, IrDA, SmartCard, SPI, UART/USART                                                                                                   |
| Peripherals                | Brown-out Detect/Reset, DMA, LCD, POR, PWM, WDT                                                                                                               |
| Number of I/O              | 93                                                                                                                                                            |
| Program Memory Size        | 64KB (64K x 8)                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 32K x 8                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V                                                                                                                                                  |
| Data Converters            | A/D 8x12b; D/A 2x12b                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 120-VFBGA                                                                                                                                                     |
| Supplier Device Package    | -                                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/silicon-labs/efm32lg895f64-bga120t">https://www.e-xfl.com/product-detail/silicon-labs/efm32lg895f64-bga120t</a> |

|                                                 |     |
|-------------------------------------------------|-----|
| 5.8.2 Alternate Functionality Pinout . . . . .  | 209 |
| 5.8.3 Opamp Pinout Overview . . . . .           | 214 |
| 5.8.4 GPIO Pinout Overview . . . . .            | 214 |
| 5.9 EFM32LG380 (LQFP100) . . . . .              | 215 |
| 5.9.1 Pinout . . . . .                          | 215 |
| 5.9.2 Alternate Functionality Pinout . . . . .  | 220 |
| 5.9.3 GPIO Pinout Overview . . . . .            | 227 |
| 5.9.4 Opamp Pinout Overview . . . . .           | 227 |
| 5.10 EFM32LG390 (BGA112) . . . . .              | 228 |
| 5.10.1 Pinout . . . . .                         | 228 |
| 5.10.2 Alternate Functionality Pinout . . . . . | 234 |
| 5.10.3 GPIO Pinout Overview . . . . .           | 241 |
| 5.10.4 Opamp Pinout Overview . . . . .          | 241 |
| 5.11 EFM32LG395 (BGA120) . . . . .              | 242 |
| 5.11.1 Pinout . . . . .                         | 242 |
| 5.11.2 Alternate Functionality Pinout . . . . . | 248 |
| 5.11.3 GPIO Pinout Overview . . . . .           | 255 |
| 5.11.4 Opamp Pinout Overview . . . . .          | 255 |
| 5.12 EFM32LG840 (QFN64) . . . . .               | 256 |
| 5.12.1 Pinout . . . . .                         | 256 |
| 5.12.2 Alternate Functionality Pinout . . . . . | 260 |
| 5.12.3 GPIO Pinout Overview . . . . .           | 266 |
| 5.12.4 Opamp Pinout Overview . . . . .          | 266 |
| 5.13 EFM32LG842 (TQFP64) . . . . .              | 267 |
| 5.13.1 Pinout . . . . .                         | 267 |
| 5.13.2 Alternate Functionality Pinout . . . . . | 271 |
| 5.13.3 GPIO Pinout Overview . . . . .           | 276 |
| 5.13.4 Opamp Pinout Overview . . . . .          | 277 |
| 5.14 EFM32LG880 (LQFP100) . . . . .             | 278 |
| 5.14.1 Pinout . . . . .                         | 278 |
| 5.14.2 Alternate Functionality Pinout . . . . . | 284 |
| 5.14.3 GPIO Pinout Overview . . . . .           | 293 |
| 5.14.4 Opamp Pinout Overview . . . . .          | 294 |
| 5.15 EFM32LG890 (BGA112) . . . . .              | 295 |
| 5.15.1 Pinout . . . . .                         | 295 |
| 5.15.2 Alternate Functionality Pinout . . . . . | 301 |
| 5.15.3 GPIO Pinout Overview . . . . .           | 310 |
| 5.15.4 Opamp Pinout Overview . . . . .          | 311 |
| 5.16 EFM32LG895 (BGA120) . . . . .              | 312 |
| 5.16.1 Pinout . . . . .                         | 312 |
| 5.16.2 Alternate Functionality Pinout . . . . . | 318 |
| 5.16.3 GPIO Pinout Overview . . . . .           | 327 |
| 5.16.4 Opamp Pinout Overview . . . . .          | 327 |
| 5.17 EFM32LG900 (Wafer). . . . .                | 328 |
| 5.17.1 Padout . . . . .                         | 328 |
| 5.17.2 Alternate Functionality Padout . . . . . | 335 |



| Module | Configuration      | Pin Connections                                                        |
|--------|--------------------|------------------------------------------------------------------------|
| AES    | Full configuration | NA                                                                     |
| GPIO   | 53 pins            | Available pins are shown in <a href="#">5.2.3 GPIO Pinout Overview</a> |

### 3.2.19 EFM32LG942

The features of the EFM32LG942 is a subset of the feature set described in the EFM32LG Reference Manual. The following table device specific implementation of the features.

**Table 3.19. EFM32LG942 Configuration Summary**

| Module    | Configuration                             | Pin Connections                                                              |
|-----------|-------------------------------------------|------------------------------------------------------------------------------|
| Cortex-M3 | Full configuration                        | NA                                                                           |
| DBG       | Full configuration                        | DBG_SWCLK, DBG_SWDIO, DBG_SWO                                                |
| MSC       | Full configuration                        | NA                                                                           |
| DMA       | Full configuration                        | NA                                                                           |
| RMU       | Full configuration                        | NA                                                                           |
| EMU       | Full configuration                        | NA                                                                           |
| CMU       | Full configuration                        | CMU_OUT0, CMU_OUT1                                                           |
| WDOG      | Full configuration                        | NA                                                                           |
| PRS       | Full configuration                        | NA                                                                           |
| USB       | Full configuration                        | USB_VBUS, USB_VBUSEN, USB_VREGI, USB_VREGO, USB_DM, USB_DMPU, USB_DP, USB_ID |
| I2C0      | Full configuration                        | I2C0_SDA, I2C0_SCL                                                           |
| I2C1      | Full configuration                        | I2C1_SDA, I2C1_SCL                                                           |
| USART0    | Full configuration with IrDA              | US0_TX, US0_RX, US0_CLK, US0_CS                                              |
| USART1    | Full configuration with I2S               | US1_TX, US1_RX, US1_CLK, US1_CS                                              |
| USART2    | Full configuration with I2S               | US2_TX, US2_RX, US2_CLK, US2_CS                                              |
| LEUART0   | Full configuration                        | LEU0_TX, LEU0_RX                                                             |
| LEUART1   | Full configuration                        | LEU1_TX, LEU1_RX                                                             |
| TIMER0    | Full configuration with DTI               | TIM0_CC[2:0], TIM0_CDTI[2:0]                                                 |
| TIMER1    | Full configuration                        | TIM1_CC[2:0]                                                                 |
| TIMER2    | Full configuration                        | TIM2_CC[2:0]                                                                 |
| TIMER3    | Full configuration                        | TIM3_CC[2:0]                                                                 |
| RTC       | Full configuration                        | NA                                                                           |
| BURTC     | Full configuration                        | NA                                                                           |
| LETIMER0  | Full configuration                        | LET0_O[1:0]                                                                  |
| PCNT0     | Full configuration, 16-bit count register | PCNT0_S[1:0]                                                                 |
| PCNT1     | Full configuration, 8-bit count register  | PCNT1_S[1:0]                                                                 |
| PCNT2     | Full configuration, 8-bit count register  | PCNT2_S[1:0]                                                                 |
| ACMP0     | Full configuration                        | ACMP0_CH[3:0], ACMP0_O                                                       |
| ACMP1     | Full configuration                        | ACMP1_CH[0], ACMP1_O                                                         |
| VCMP      | Full configuration                        | NA                                                                           |
| ADC0      | Full configuration                        | ADC0_CH[7:0]                                                                 |
| DAC0      | Full configuration                        | DAC0_OUT[1:0], DAC0_OUTxALT                                                  |



#### 4.4.2 EM2 Current Consumption





Figure 4.7. EM2 Current Consumption, RTC prescaled to 1 kHz, 32.768 kHz LFRCO




Figure 4.40. EBI Read Enable Related Timing Requirements

Table 4.22. EBI Read Enable Related Timing Requirements

| Parameter                                               | Symbol                     | Min | Typ | Max | Unit |
|---------------------------------------------------------|----------------------------|-----|-----|-----|------|
| Setup time, from EBI_AD valid to trailing EBI_REn edge  | $t_{SU\_REn}^{1\ 2\ 3\ 4}$ | 37  | —   | —   | ns   |
| Hold time, from trailing EBI_REn edge to EBI_AD invalid | $t_{H\_REn}^{1\ 2\ 3\ 4}$  | -1  | —   | —   | ns   |

**Note:**

1. Applies for all addressing modes (figure only shows D16A8).
2. Applies for both EBI\_REn and EBI\_NANDREn (figure only shows EBI\_REn)
3. Applies for all polarities (figure only shows active low signals)
4. Measurement done at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )




Figure 4.41. EBI Ready/Wait Related Timing Requirements

| Parameter                                                                                                                                                                                    | Symbol                       | Min                           | Typ | Max                                    | Unit |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-------------------------------|-----|----------------------------------------|------|
| SCLK to MISO                                                                                                                                                                                 | $t_{\text{SCLK\_MI}}^{1\ 2}$ | $-264 + t_{\text{HFFPERCLK}}$ | —   | $-234 + 2 \times t_{\text{HFFPERCLK}}$ | ns   |
| <b>Note:</b><br>1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)<br>2. Measurement done at 10% and 90% of $V_{\text{DD}}$ (figure shows 50% of $V_{\text{DD}}$ ) |                              |                               |     |                                        |      |

## 4.19 Digital Peripherals

**Table 4.32. Digital Peripherals**

| Parameter                             | Symbol               | Test Condition                      | Min | Typ   | Max | Unit   |
|---------------------------------------|----------------------|-------------------------------------|-----|-------|-----|--------|
| USART current                         | $I_{\text{USART}}$   | USART idle current, clock enabled   | —   | 4.0   | —   | μA/MHz |
| UART current                          | $I_{\text{UART}}$    | UART idle current, clock enabled    | —   | 3.8   | —   | μA/MHz |
| LEUART current                        | $I_{\text{LEUART}}$  | LEUART idle current, clock enabled  | —   | 194.0 | —   | nA     |
| I2C current                           | $I_{\text{I2C}}$     | I2C idle current, clock enabled     | —   | 7.6   | —   | μA/MHz |
| TIMER current                         | $I_{\text{TIMER}}$   | TIMER_0 idle current, clock enabled | —   | 6.5   | —   | μA/MHz |
| LETIMER current                       | $I_{\text{LETIMER}}$ | LETIMER idle current, clock enabled | —   | 85.8  | —   | nA     |
| PCNT current                          | $I_{\text{PCNT}}$    | PCNT idle current, clock enabled    | —   | 91.4  | —   | nA     |
| RTC current                           | $I_{\text{RTC}}$     | RTC idle current, clock enabled     | —   | 54.6  | —   | nA     |
| LCD current                           | $I_{\text{LCD}}$     | LCD idle current, clock enabled     | —   | 72.7  | —   | nA     |
| AES current                           | $I_{\text{AES}}$     | AES idle current, clock enabled     | —   | 1.8   | —   | μA/MHz |
| GPIO current                          | $I_{\text{GPIO}}$    | GPIO idle current, clock enabled    | —   | 3.4   | —   | μA/MHz |
| EBI current                           | $I_{\text{EBI}}$     | EBI idle current, clock enabled     | —   | 6.5   | —   | μA/MHz |
| PRS current                           | $I_{\text{PRS}}$     | PRS idle current                    | —   | 3.9   | —   | μA/MHz |
| DMA current                           | $I_{\text{DMA}}$     | Clock enable                        | —   | 10.9  | —   | μA/MHz |
| LE Peripheral Interface Clock current | $I_{\text{LFCLK}}$   | Using LFXO, LFA clock tree          | —   | 12.2  | —   | μA/MHz |
|                                       |                      | Using LFXO, LFB clock tree          | —   | 4.3   | —   | μA/MHz |

| Alternate     | LOCATION |     |      |      |      |      |   |                                                                                                                                                      |
|---------------|----------|-----|------|------|------|------|---|------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1   | 2    | 3    | 4    | 5    | 6 | Description                                                                                                                                          |
| TIM3_CC2      | PA15     |     |      |      |      |      |   | Timer 3 Capture Compare input / output channel 2.                                                                                                    |
| US0_CLK       | PE12     |     | PC9  | PC15 | PB13 | PB13 |   | USART0 clock input / output.                                                                                                                         |
| US0_CS        | PE13     |     | PC8  | PC14 | PB14 | PB14 |   | USART0 chip select input / output.                                                                                                                   |
| US0_RX        | PE11     |     | PC10 | PE12 | PB8  | PC1  |   | USART0 Asynchronous Receive.<br>USART0 Synchronous mode Master Input / Slave Output (MISO).                                                          |
| US0_TX        | PE10     |     | PC11 | PE13 | PB7  | PC0  |   | USART0 Asynchronous Transmit.Also used as receive input in half duplex communication.<br>USART0 Synchronous mode Master Output / Slave Input (MOSI). |
| US1_CLK       | PB7      | PD2 | PF0  |      |      |      |   | USART1 clock input / output.                                                                                                                         |
| US1_CS        | PB8      | PD3 | PF1  |      |      |      |   | USART1 chip select input / output.                                                                                                                   |
| US1_RX        | PC1      | PD1 | PD6  |      |      |      |   | USART1 Asynchronous Receive.<br>USART1 Synchronous mode Master Input / Slave Output (MISO).                                                          |
| US1_TX        | PC0      | PD0 | PD7  |      |      |      |   | USART1 Asynchronous Transmit.Also used as receive input in half duplex communication.<br>USART1 Synchronous mode Master Output / Slave Input (MOSI). |
| US2_CLK       | PC4      |     |      |      |      |      |   | USART2 clock input / output.                                                                                                                         |
| US2_CS        | PC5      |     |      |      |      |      |   | USART2 chip select input / output.                                                                                                                   |
| US2_RX        | PC3      |     |      |      |      |      |   | USART2 Asynchronous Receive.<br>USART2 Synchronous mode Master Input / Slave Output (MISO).                                                          |
| US2_TX        | PC2      |     |      |      |      |      |   | USART2 Asynchronous Transmit.Also used as receive input in half duplex communication.<br>USART2 Synchronous mode Master Output / Slave Input (MOSI). |



| LQFP100 Pin# and Name |          | Pin Alternate Functionality / Description      |                 |                                 |                                         |                                            |
|-----------------------|----------|------------------------------------------------|-----------------|---------------------------------|-----------------------------------------|--------------------------------------------|
| Pin #                 | Pin Name | Analog                                         | EBI             | Timers                          | Communication                           | Other                                      |
| 75                    | PC15     | ACMP1_CH7<br>DAC0_OUT1ALT #3/<br>OPAMP_OUT1ALT |                 | TIM0_CDTI2 #1/3<br>TIM1_CC2 #0  | US0_CLK #3<br>U0_RX #3                  | LES_CH15 #0<br>DBG_SWO #1                  |
| 76                    | PF0      |                                                |                 | TIM0_CC0 #5 LE-<br>TIM0_OUT0 #2 | US1_CLK #2<br>LEU0_TX #3<br>I2C0_SDA #5 | DBG_SWCLK #0/1/2/3                         |
| 77                    | PF1      |                                                |                 | TIM0_CC1 #5 LE-<br>TIM0_OUT1 #2 | US1_CS #2<br>LEU0_RX #3<br>I2C0_SCL #5  | DBG_SWDIO #0/1/2/3<br>GPIO_EM4WU3          |
| 78                    | PF2      |                                                | EBI_ARDY #0/1/2 | TIM0_CC2 #5                     | LEU0_TX #4                              | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4    |
| 79                    | PF3      |                                                | EBI_ALE #0      | TIM0_CDTI0 #2/5                 |                                         | PRS_CH0 #1<br>ETM_TD3 #1                   |
| 80                    | PF4      |                                                | EBI_WEn #0/2    | TIM0_CDTI1 #2/5                 |                                         | PRS_CH1 #1                                 |
| 81                    | PF5      |                                                | EBI_REn #0/2    | TIM0_CDTI2 #2/5                 |                                         | PRS_CH2 #1                                 |
| 82                    | IOVDD_5  | Digital IO power supply 5.                     |                 |                                 |                                         |                                            |
| 83                    | VSS      | Ground.                                        |                 |                                 |                                         |                                            |
| 84                    | PF6      |                                                | EBI_BL0 #0/1/2  | TIM0_CC0 #2                     | U0_TX #0                                |                                            |
| 85                    | PF7      |                                                | EBI_BL1 #0/1/2  | TIM0_CC1 #2                     | U0_RX #0                                |                                            |
| 86                    | PF8      |                                                | EBI_WEn #1      | TIM0_CC2 #2                     |                                         | ETM_TCLK #1                                |
| 87                    | PF9      |                                                | EBI_REn #1      |                                 |                                         | ETM_TD0 #1                                 |
| 88                    | PD9      |                                                | EBI_CS0 #0/1/2  |                                 |                                         |                                            |
| 89                    | PD10     |                                                | EBI_CS1 #0/1/2  |                                 |                                         |                                            |
| 90                    | PD11     |                                                | EBI_CS2 #0/1/2  |                                 |                                         |                                            |
| 91                    | PD12     |                                                | EBI_CS3 #0/1/2  |                                 |                                         |                                            |
| 92                    | PE8      |                                                | EBI_AD00 #0/1/2 | PCNT2_S0IN #1                   |                                         | PRS_CH3 #1                                 |
| 93                    | PE9      |                                                | EBI_AD01 #0/1/2 | PCNT2_S1IN #1                   |                                         |                                            |
| 94                    | PE10     |                                                | EBI_AD02 #0/1/2 | TIM1_CC0 #1                     | US0_TX #0                               | BOOT_TX                                    |
| 95                    | PE11     |                                                | EBI_AD03 #0/1/2 | TIM1_CC1 #1                     | US0_RX #0                               | LES_ALTEX5 #0<br>BOOT_RX                   |
| 96                    | PE12     |                                                | EBI_AD04 #0/1/2 | TIM1_CC2 #1                     | US0_RX #3<br>US0_CLK #0<br>I2C0_SDA #6  | CMU_CLK1 #2<br>LES_ALTEX6 #0               |
| 97                    | PE13     |                                                | EBI_AD05 #0/1/2 |                                 | US0_TX #3<br>US0_CS #0<br>I2C0_SCL #6   | LES_ALTEX7 #0<br>ACMP0_O #0<br>GPIO_EM4WU5 |
| 98                    | PE14     |                                                | EBI_AD06 #0/1/2 | TIM3_CC0 #0                     | LEU0_TX #2                              |                                            |
| 99                    | PE15     |                                                | EBI_AD07 #0/1/2 | TIM3_CC1 #0                     | LEU0_RX #2                              |                                            |
| 100                   | PA15     |                                                | EBI_AD08 #0/1/2 | TIM3_CC2 #0                     |                                         |                                            |

| Alternate     | LOCATION |      |      |     |   |   |   | Description                                                          |
|---------------|----------|------|------|-----|---|---|---|----------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3   | 4 | 5 | 6 |                                                                      |
| EBI_AD09      | PA0      | PA0  | PA0  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10      | PA1      | PA1  | PA1  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11      | PA2      | PA2  | PA2  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12      | PA3      | PA3  | PA3  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13      | PA4      | PA4  | PA4  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14      | PA5      | PA5  | PA5  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15      | PA6      | PA6  | PA6  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE       | PF3      | PC11 | PC11 |     |   |   |   | External Bus Interface (EBI) Address Latch Enable output.            |
| EBI_ARDY      | PF2      | PF2  | PF2  |     |   |   |   | External Bus Interface (EBI) Hardware Ready Control input.           |
| EBI_BL0       | PF6      | PF6  | PF6  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 0.                 |
| EBI_BL1       | PF7      | PF7  | PF7  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 1.                 |
| EBI_CS0       | PD9      | PD9  | PD9  |     |   |   |   | External Bus Interface (EBI) Chip Select output 0.                   |
| EBI_CS1       | PD10     | PD10 | PD10 |     |   |   |   | External Bus Interface (EBI) Chip Select output 1.                   |
| EBI_CS2       | PD11     | PD11 | PD11 |     |   |   |   | External Bus Interface (EBI) Chip Select output 2.                   |
| EBI_CS3       | PD12     | PD12 | PD12 |     |   |   |   | External Bus Interface (EBI) Chip Select output 3.                   |
| EBI_CSTFT     | PA7      | PA7  | PA7  |     |   |   |   | External Bus Interface (EBI) Chip Select output TFT.                 |
| EBI_DCLK      | PA8      | PA8  | PA8  |     |   |   |   | External Bus Interface (EBI) TFT Dot Clock pin.                      |
| EBI_DTEN      | PA9      | PA9  | PA9  |     |   |   |   | External Bus Interface (EBI) TFT Data Enable pin.                    |
| EBI_HSNC      | PA11     | PA11 | PA11 |     |   |   |   | External Bus Interface (EBI) TFT Horizontal Synchronization pin.     |
| EBI_NANDREn   | PC3      | PC3  | PC3  |     |   |   |   | External Bus Interface (EBI) NAND Read Enable output.                |
| EBI_NANDWEn   | PC5      | PC5  | PC5  |     |   |   |   | External Bus Interface (EBI) NAND Write Enable output.               |
| EBI_REn       | PF5      | PF9  | PF5  |     |   |   |   | External Bus Interface (EBI) Read Enable output.                     |
| EBI_VSNC      | PA10     | PA10 | PA10 |     |   |   |   | External Bus Interface (EBI) TFT Vertical Synchronization pin.       |
| EBI_WEn       | PF4      | PF8  | PF4  |     |   |   |   | External Bus Interface (EBI) Write Enable output.                    |
| ETM_TCLK      | PD7      | PF8  | PC6  | PA6 |   |   |   | Embedded Trace Module ETM clock .                                    |
| ETM_TD0       | PD6      | PF9  | PC7  | PA2 |   |   |   | Embedded Trace Module ETM data 0.                                    |
| ETM_TD1       | PD3      | PD13 | PD3  | PA3 |   |   |   | Embedded Trace Module ETM data 1.                                    |

### 5.12.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.35. Alternate functionality overview**

| Alternate     | LOCATION |      |      |   |   |   |   | Description                                               |
|---------------|----------|------|------|---|---|---|---|-----------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3 | 4 | 5 | 6 |                                                           |
| ACMP0_CH4     | PC4      |      |      |   |   |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5     | PC5      |      |      |   |   |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6     | PC6      |      |      |   |   |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7     | PC7      |      |      |   |   |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O       | PE13     |      | PD6  |   |   |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH4     | PC12     |      |      |   |   |   |   | Analog comparator ACMP1, channel 4.                       |
| ACMP1_CH5     | PC13     |      |      |   |   |   |   | Analog comparator ACMP1, channel 5.                       |
| ACMP1_CH6     | PC14     |      |      |   |   |   |   | Analog comparator ACMP1, channel 6.                       |
| ACMP1_CH7     | PC15     |      |      |   |   |   |   | Analog comparator ACMP1, channel 7.                       |
| ACMP1_O       | PF2      |      | PD7  |   |   |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0      | PD0      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1      | PD1      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2      | PD2      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3      | PD3      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4      | PD4      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5      | PD5      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6      | PD6      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7      | PD7      |      |      |   |   |   |   | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX       | PE11     |      |      |   |   |   |   | Bootloader RX.                                            |
| BOOT_TX       | PE10     |      |      |   |   |   |   | Bootloader TX.                                            |
| BU_VIN        | PD8      |      |      |   |   |   |   | Battery input for Backup Power Domain                     |
| CMU_CLK0      | PA2      | PC12 | PD7  |   |   |   |   | Clock Management Unit, clock output number 0.             |
| CMU_CLK1      | PA1      | PD8  | PE12 |   |   |   |   | Clock Management Unit, clock output number 1.             |
| OPAMP_N0      | PC5      |      |      |   |   |   |   | Operational Amplifier 0 external negative input.          |
| OPAMP_N1      | PD7      |      |      |   |   |   |   | Operational Amplifier 1 external negative input.          |

| Alternate     | LOCATION |      |      |      |     |     |   | Description                                                                                                   |
|---------------|----------|------|------|------|-----|-----|---|---------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3    | 4   | 5   | 6 |                                                                                                               |
| LETIM0_OUT0   | PD6      | PB11 | PF0  | PC4  |     |     |   | Low Energy Timer LETIM0, output channel 0.                                                                    |
| LETIM0_OUT1   | PD7      | PB12 | PF1  | PC5  |     |     |   | Low Energy Timer LETIM0, output channel 1.                                                                    |
| LEU0_RX       | PD5      | PB14 | PE15 | PF1  | PA0 |     |   | LEUART0 Receive input.                                                                                        |
| LEU0_TX       | PD4      | PB13 | PE14 | PF0  | PF2 |     |   | LEUART0 Transmit output. Also used as receive input in half duplex communication.                             |
| LEU1_RX       | PC7      | PA6  |      |      |     |     |   | LEUART1 Receive input.                                                                                        |
| LEU1_TX       | PC6      | PA5  |      |      |     |     |   | LEUART1 Transmit output. Also used as receive input in half duplex communication.                             |
| LFXTAL_N      | PB8      |      |      |      |     |     |   | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P      | PB7      |      |      |      |     |     |   | Low Frequency Crystal (typically 32.768 kHz) positive pin.                                                    |
| PCNT0_S0IN    | PC13     |      |      | PD6  |     |     |   | Pulse Counter PCNT0 input number 0.                                                                           |
| PCNT0_S1IN    | PC14     |      |      | PD7  |     |     |   | Pulse Counter PCNT0 input number 1.                                                                           |
| PCNT1_S0IN    | PC4      | PB3  |      |      |     |     |   | Pulse Counter PCNT1 input number 0.                                                                           |
| PCNT1_S1IN    | PC5      | PB4  |      |      |     |     |   | Pulse Counter PCNT1 input number 1.                                                                           |
| PCNT2_S0IN    | PD0      | PE8  |      |      |     |     |   | Pulse Counter PCNT2 input number 0.                                                                           |
| PCNT2_S1IN    | PD1      | PE9  |      |      |     |     |   | Pulse Counter PCNT2 input number 1.                                                                           |
| PRS_CH0       | PA0      | PF3  |      |      |     |     |   | Peripheral Reflex System PRS, channel 0.                                                                      |
| PRS_CH1       | PA1      | PF4  |      |      |     |     |   | Peripheral Reflex System PRS, channel 1.                                                                      |
| PRS_CH2       |          | PF5  |      |      |     |     |   | Peripheral Reflex System PRS, channel 2.                                                                      |
| PRS_CH3       |          | PE8  |      |      |     |     |   | Peripheral Reflex System PRS, channel 3.                                                                      |
| TIM0_CC0      | PA0      | PA0  |      | PD1  | PA0 | PF0 |   | Timer 0 Capture Compare input / output channel 0.                                                             |
| TIM0_CC1      | PA1      | PA1  |      | PD2  |     | PF1 |   | Timer 0 Capture Compare input / output channel 1.                                                             |
| TIM0_CC2      | PA2      | PA2  |      | PD3  |     | PF2 |   | Timer 0 Capture Compare input / output channel 2.                                                             |
| TIM0_CDTI0    | PA3      | PC13 | PF3  | PC13 |     | PF3 |   | Timer 0 Complimentary Deat Time Insertion channel 0.                                                          |
| TIM0_CDTI1    | PA4      | PC14 | PF4  | PC14 |     | PF4 |   | Timer 0 Complimentary Deat Time Insertion channel 1.                                                          |
| TIM0_CDTI2    | PA5      | PC15 | PF5  | PC15 | PC4 | PF5 |   | Timer 0 Complimentary Deat Time Insertion channel 2.                                                          |
| TIM1_CC0      | PC13     | PE10 |      | PB7  | PD6 |     |   | Timer 1 Capture Compare input / output channel 0.                                                             |
| TIM1_CC1      | PC14     | PE11 |      | PB8  | PD7 |     |   | Timer 1 Capture Compare input / output channel 1.                                                             |
| TIM1_CC2      | PC15     | PE12 |      | PB11 |     |     |   | Timer 1 Capture Compare input / output channel 2.                                                             |
| TIM2_CC0      |          | PA12 |      |      |     |     |   | Timer 2 Capture Compare input / output channel 0.                                                             |
| TIM2_CC1      |          | PA13 |      |      |     |     |   | Timer 2 Capture Compare input / output channel 1.                                                             |
| TIM2_CC2      |          | PA14 |      |      |     |     |   | Timer 2 Capture Compare input / output channel 2.                                                             |
| TIM3_CC0      | PE14     |      |      |      |     |     |   | Timer 3 Capture Compare input / output channel 0.                                                             |

| BGA112 Pin# and Name |          | Pin Alternate Functionality / Description |                 |                                 |                                         |                                         |
|----------------------|----------|-------------------------------------------|-----------------|---------------------------------|-----------------------------------------|-----------------------------------------|
| Pin #                | Pin Name | Analog                                    | EBI             | Timers                          | Communication                           | Other                                   |
| C5                   | PD12     | LCD_SEG31                                 | EBI_CS3 #0/1/2  |                                 |                                         |                                         |
| C6                   | PF9      | LCD_SEG27                                 | EBI_REn #1      |                                 |                                         | ETM_TD0 #1                              |
| C7                   | VSS      | Ground.                                   |                 |                                 |                                         |                                         |
| C8                   | PF2      | LCD_SEG0                                  | EBI_ARDY #0/1/2 | TIM0_CC2 #5                     | LEU0_TX #4                              | ACMP1_O #0<br>DBG_SWO #0<br>GPIO_EM4WU4 |
| C9                   | PE6      | LCD_COM2                                  | EBI_A13 #0/1/2  |                                 | US0_RX #1                               |                                         |
| C10                  | PC10     | ACMP1_CH2                                 | EBI_A10 #1/2    | TIM2_CC2 #2                     | US0_RX #2                               | LES_CH10 #0                             |
| C11                  | PC11     | ACMP1_CH3                                 | EBI_ALE #1/2    |                                 | US0_TX #2                               | LES_CH11 #0                             |
| D1                   | PA3      | LCD_SEG16                                 | EBI_AD12 #0/1/2 | TIM0_CDTI0 #0                   | U0_TX #2                                | LES_ALTEX2 #0<br>ETM_TD1 #3             |
| D2                   | PA2      | LCD_SEG15                                 | EBI_AD11 #0/1/2 | TIM0_CC2 #0/1                   |                                         | CMU_CLK0 #0<br>ETM_TD0 #3               |
| D3                   | PB15     |                                           |                 |                                 |                                         | ETM_TD2 #1                              |
| D4                   | VSS      | Ground.                                   |                 |                                 |                                         |                                         |
| D5                   | IOVDD_6  | Digital IO power supply 6.                |                 |                                 |                                         |                                         |
| D6                   | PD9      | LCD_SEG28                                 | EBI_CS0 #0/1/2  |                                 |                                         |                                         |
| D7                   | IOVDD_5  | Digital IO power supply 5.                |                 |                                 |                                         |                                         |
| D8                   | PF1      |                                           |                 | TIM0_CC1 #5 LE-<br>TIM0_OUT1 #2 | US1_CS #2<br>LEU0_RX #3<br>I2C0_SCL #5  | DBG_SWDIO<br>#0/1/2/3<br>GPIO_EM4WU3    |
| D9                   | PE7      | LCD_COM3                                  | EBI_A14 #0/1/2  |                                 | US0_TX #1                               |                                         |
| D10                  | PC8      | ACMP1_CH0                                 | EBI_A15 #0/1/2  | TIM2_CC0 #2                     | US0_CS #2                               | LES_CH8 #0                              |
| D11                  | PC9      | ACMP1_CH1                                 | EBI_A09 #1/2    | TIM2_CC1 #2                     | US0_CLK #2                              | LES_CH9 #0<br>GPIO_EM4WU2               |
| E1                   | PA6      | LCD_SEG19                                 | EBI_AD15 #0/1/2 |                                 | LEU1_RX #1                              | ETM_TCLK #3<br>GPIO_EM4WU1              |
| E2                   | PA5      | LCD_SEG18                                 | EBI_AD14 #0/1/2 | TIM0_CDTI2 #0                   | LEU1_TX #1                              | LES_ALTEX4 #0<br>ETM_TD3 #3             |
| E3                   | PA4      | LCD_SEG17                                 | EBI_AD13 #0/1/2 | TIM0_CDTI1 #0                   | U0_RX #2                                | LES_ALTEX3 #0<br>ETM_TD2 #3             |
| E4                   | PB0      | LCD_SEG32                                 | EBI_A16 #0/1/2  | TIM1_CC0 #2                     |                                         |                                         |
| E8                   | PF0      |                                           |                 | TIM0_CC0 #5 LE-<br>TIM0_OUT0 #2 | US1_CLK #2<br>LEU0_TX #3<br>I2C0_SDA #5 | DBG_SWCLK<br>#0/1/2/3                   |
| E9                   | PE0      |                                           | EBI_A07 #0/1/2  | TIM3_CC0 #1<br>PCNT0_S0IN #1    | U0_TX #1<br>I2C1_SDA #2                 |                                         |
| E10                  | PE1      |                                           | EBI_A08 #0/1/2  | TIM3_CC1 #1<br>PCNT0_S1IN #1    | U0_RX #1<br>I2C1_SCL #2                 |                                         |
| E11                  | PE3      | BU_STAT                                   | EBI_A10 #0      |                                 | U1_RX #3                                | ACMP1_O #1                              |
| F1                   | PB1      | LCD_SEG33                                 | EBI_A17 #0/1/2  | TIM1_CC1 #2                     |                                         |                                         |

| Alternate     | LOCATION |      |      |   |   |   |   |                                                                      |
|---------------|----------|------|------|---|---|---|---|----------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3 | 4 | 5 | 6 | Description                                                          |
| EBI_A04       | PB10     | PB10 | PB10 |   |   |   |   | External Bus Interface (EBI) address output pin 04.                  |
| EBI_A05       | PC6      | PC6  | PC6  |   |   |   |   | External Bus Interface (EBI) address output pin 05.                  |
| EBI_A06       | PC7      | PC7  | PC7  |   |   |   |   | External Bus Interface (EBI) address output pin 06.                  |
| EBI_A07       | PE0      | PE0  | PE0  |   |   |   |   | External Bus Interface (EBI) address output pin 07.                  |
| EBI_A08       | PE1      | PE1  | PE1  |   |   |   |   | External Bus Interface (EBI) address output pin 08.                  |
| EBI_A09       | PE2      | PC9  | PC9  |   |   |   |   | External Bus Interface (EBI) address output pin 09.                  |
| EBI_A10       | PE3      | PC10 | PC10 |   |   |   |   | External Bus Interface (EBI) address output pin 10.                  |
| EBI_A11       | PE4      | PE4  | PE4  |   |   |   |   | External Bus Interface (EBI) address output pin 11.                  |
| EBI_A12       | PE5      | PE5  | PE5  |   |   |   |   | External Bus Interface (EBI) address output pin 12.                  |
| EBI_A13       | PE6      | PE6  | PE6  |   |   |   |   | External Bus Interface (EBI) address output pin 13.                  |
| EBI_A14       | PE7      | PE7  | PE7  |   |   |   |   | External Bus Interface (EBI) address output pin 14.                  |
| EBI_A15       | PC8      | PC8  | PC8  |   |   |   |   | External Bus Interface (EBI) address output pin 15.                  |
| EBI_A16       | PB0      | PB0  | PB0  |   |   |   |   | External Bus Interface (EBI) address output pin 16.                  |
| EBI_A17       | PB1      | PB1  | PB1  |   |   |   |   | External Bus Interface (EBI) address output pin 17.                  |
| EBI_A18       | PB2      | PB2  | PB2  |   |   |   |   | External Bus Interface (EBI) address output pin 18.                  |
| EBI_A19       | PB3      | PB3  | PB3  |   |   |   |   | External Bus Interface (EBI) address output pin 19.                  |
| EBI_A20       | PB4      | PB4  | PB4  |   |   |   |   | External Bus Interface (EBI) address output pin 20.                  |
| EBI_A21       | PB5      | PB5  | PB5  |   |   |   |   | External Bus Interface (EBI) address output pin 21.                  |
| EBI_A22       | PB6      | PB6  | PB6  |   |   |   |   | External Bus Interface (EBI) address output pin 22.                  |
| EBI_A23       | PC0      | PC0  | PC0  |   |   |   |   | External Bus Interface (EBI) address output pin 23.                  |
| EBI_A24       | PC1      | PC1  | PC1  |   |   |   |   | External Bus Interface (EBI) address output pin 24.                  |
| EBI_A25       | PC2      | PC2  | PC2  |   |   |   |   | External Bus Interface (EBI) address output pin 25.                  |
| EBI_A26       | PC4      | PC4  | PC4  |   |   |   |   | External Bus Interface (EBI) address output pin 26.                  |
| EBI_A27       | PD2      | PD2  | PD2  |   |   |   |   | External Bus Interface (EBI) address output pin 27.                  |
| EBI_AD00      | PE8      | PE8  | PE8  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 00. |
| EBI_AD01      | PE9      | PE9  | PE9  |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 01. |
| EBI_AD02      | PE10     | PE10 | PE10 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 02. |
| EBI_AD03      | PE11     | PE11 | PE11 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 03. |
| EBI_AD04      | PE12     | PE12 | PE12 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 04. |
| EBI_AD05      | PE13     | PE13 | PE13 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 05. |
| EBI_AD06      | PE14     | PE14 | PE14 |   |   |   |   | External Bus Interface (EBI) address and data input / output pin 06. |

| Alternate     | LOCATION |      |      |     |   |   |   | Description                                                          |
|---------------|----------|------|------|-----|---|---|---|----------------------------------------------------------------------|
| Functionality | 0        | 1    | 2    | 3   | 4 | 5 | 6 |                                                                      |
| EBI_AD09      | PA0      | PA0  | PA0  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 09. |
| EBI_AD10      | PA1      | PA1  | PA1  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 10. |
| EBI_AD11      | PA2      | PA2  | PA2  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 11. |
| EBI_AD12      | PA3      | PA3  | PA3  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 12. |
| EBI_AD13      | PA4      | PA4  | PA4  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 13. |
| EBI_AD14      | PA5      | PA5  | PA5  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 14. |
| EBI_AD15      | PA6      | PA6  | PA6  |     |   |   |   | External Bus Interface (EBI) address and data input / output pin 15. |
| EBI_ALE       | PF3      | PC11 | PC11 |     |   |   |   | External Bus Interface (EBI) Address Latch Enable output.            |
| EBI_ARDY      | PF2      | PF2  | PF2  |     |   |   |   | External Bus Interface (EBI) Hardware Ready Control input.           |
| EBI_BL0       | PF6      | PF6  | PF6  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 0.                 |
| EBI_BL1       | PF7      | PF7  | PF7  |     |   |   |   | External Bus Interface (EBI) Byte Lane/Enable pin 1.                 |
| EBI_CS0       | PD9      | PD9  | PD9  |     |   |   |   | External Bus Interface (EBI) Chip Select output 0.                   |
| EBI_CS1       | PD10     | PD10 | PD10 |     |   |   |   | External Bus Interface (EBI) Chip Select output 1.                   |
| EBI_CS2       | PD11     | PD11 | PD11 |     |   |   |   | External Bus Interface (EBI) Chip Select output 2.                   |
| EBI_CS3       | PD12     | PD12 | PD12 |     |   |   |   | External Bus Interface (EBI) Chip Select output 3.                   |
| EBI_CSTFT     | PA7      | PA7  | PA7  |     |   |   |   | External Bus Interface (EBI) Chip Select output TFT.                 |
| EBI_DCLK      | PA8      | PA8  | PA8  |     |   |   |   | External Bus Interface (EBI) TFT Dot Clock pin.                      |
| EBI_DTEN      | PA9      | PA9  | PA9  |     |   |   |   | External Bus Interface (EBI) TFT Data Enable pin.                    |
| EBI_HSNC      | PA11     | PA11 | PA11 |     |   |   |   | External Bus Interface (EBI) TFT Horizontal Synchronization pin.     |
| EBI_NANDREn   | PC3      | PC3  | PC3  |     |   |   |   | External Bus Interface (EBI) NAND Read Enable output.                |
| EBI_NANDWEn   | PC5      | PC5  | PC5  |     |   |   |   | External Bus Interface (EBI) NAND Write Enable output.               |
| EBI_REn       | PF5      | PF9  | PF5  |     |   |   |   | External Bus Interface (EBI) Read Enable output.                     |
| EBI_VSNC      | PA10     | PA10 | PA10 |     |   |   |   | External Bus Interface (EBI) TFT Vertical Synchronization pin.       |
| EBI_WEn       | PF4      | PF8  | PF4  |     |   |   |   | External Bus Interface (EBI) Write Enable output.                    |
| ETM_TCLK      | PD7      | PF8  | PC6  | PA6 |   |   |   | Embedded Trace Module ETM clock .                                    |
| ETM_TD0       | PD6      | PF9  | PC7  | PA2 |   |   |   | Embedded Trace Module ETM data 0.                                    |
| ETM_TD1       | PD3      | PD13 | PD3  | PA3 |   |   |   | Embedded Trace Module ETM data 1.                                    |

| Alternate              | LOCATION |   |   |   |   |   |   |                                                                                                                       |
|------------------------|----------|---|---|---|---|---|---|-----------------------------------------------------------------------------------------------------------------------|
| Functionality          | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description                                                                                                           |
| LCD_SEG4               | PE8      |   |   |   |   |   |   | LCD segment line 4. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG5               | PE9      |   |   |   |   |   |   | LCD segment line 5. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG6               | PE10     |   |   |   |   |   |   | LCD segment line 6. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG7               | PE11     |   |   |   |   |   |   | LCD segment line 7. Segments 4, 5, 6 and 7 are controlled by SEGEN1.                                                  |
| LCD_SEG8               | PE12     |   |   |   |   |   |   | LCD segment line 8. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                                |
| LCD_SEG9               | PE13     |   |   |   |   |   |   | LCD segment line 9. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                                |
| LCD_SEG10              | PE14     |   |   |   |   |   |   | LCD segment line 10. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                               |
| LCD_SEG11              | PE15     |   |   |   |   |   |   | LCD segment line 11. Segments 8, 9, 10 and 11 are controlled by SEGEN2.                                               |
| LCD_SEG12              | PA15     |   |   |   |   |   |   | LCD segment line 12. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG13              | PA0      |   |   |   |   |   |   | LCD segment line 13. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG14              | PA1      |   |   |   |   |   |   | LCD segment line 14. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG15              | PA2      |   |   |   |   |   |   | LCD segment line 15. Segments 12, 13, 14 and 15 are controlled by SEGEN3.                                             |
| LCD_SEG16              | PA3      |   |   |   |   |   |   | LCD segment line 16. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG17              | PA4      |   |   |   |   |   |   | LCD segment line 17. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG18              | PA5      |   |   |   |   |   |   | LCD segment line 18. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG19              | PA6      |   |   |   |   |   |   | LCD segment line 19. Segments 16, 17, 18 and 19 are controlled by SEGEN4.                                             |
| LCD_SEG20/<br>LCD_COM4 | PB3      |   |   |   |   |   |   | LCD segment line 20. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 4 |
| LCD_SEG21/<br>LCD_COM5 | PB4      |   |   |   |   |   |   | LCD segment line 21. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 5 |
| LCD_SEG22/<br>LCD_COM6 | PB5      |   |   |   |   |   |   | LCD segment line 22. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 6 |
| LCD_SEG23/<br>LCD_COM7 | PB6      |   |   |   |   |   |   | LCD segment line 23. Segments 20, 21, 22 and 23 are controlled by SEGEN5. This pin may also be used as LCD COM line 7 |
| LCD_SEG24              | PF6      |   |   |   |   |   |   | LCD segment line 24. Segments 24, 25, 26 and 27 are controlled by SEGEN6.                                             |



| Alternate     | LOCATION |   |   |   |   |   |   |                                                                           |
|---------------|----------|---|---|---|---|---|---|---------------------------------------------------------------------------|
| Functionality | 0        | 1 | 2 | 3 | 4 | 5 | 6 | Description                                                               |
| LCD_SEG28     | PD9      |   |   |   |   |   |   | LCD segment line 28. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG29     | PD10     |   |   |   |   |   |   | LCD segment line 29. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG30     | PD11     |   |   |   |   |   |   | LCD segment line 30. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG31     | PD12     |   |   |   |   |   |   | LCD segment line 31. Segments 28, 29, 30 and 31 are controlled by SEGEN7. |
| LCD_SEG32     | PB0      |   |   |   |   |   |   | LCD segment line 32. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG33     | PB1      |   |   |   |   |   |   | LCD segment line 33. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG34     | PB2      |   |   |   |   |   |   | LCD segment line 34. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG35     | PA7      |   |   |   |   |   |   | LCD segment line 35. Segments 32, 33, 34 and 35 are controlled by SEGEN8. |
| LCD_SEG36     | PA8      |   |   |   |   |   |   | LCD segment line 36. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG37     | PA9      |   |   |   |   |   |   | LCD segment line 37. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG38     | PA10     |   |   |   |   |   |   | LCD segment line 38. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LCD_SEG39     | PA11     |   |   |   |   |   |   | LCD segment line 39. Segments 36, 37, 38 and 39 are controlled by SEGEN9. |
| LES_ALTEX0    | PD6      |   |   |   |   |   |   | LESENSE alternate exite output 0.                                         |
| LES_ALTEX1    | PD7      |   |   |   |   |   |   | LESENSE alternate exite output 1.                                         |
| LES_ALTEX2    | PA3      |   |   |   |   |   |   | LESENSE alternate exite output 2.                                         |
| LES_ALTEX3    | PA4      |   |   |   |   |   |   | LESENSE alternate exite output 3.                                         |
| LES_ALTEX4    | PA5      |   |   |   |   |   |   | LESENSE alternate exite output 4.                                         |
| LES_ALTEX5    | PE11     |   |   |   |   |   |   | LESENSE alternate exite output 5.                                         |
| LES_ALTEX6    | PE12     |   |   |   |   |   |   | LESENSE alternate exite output 6.                                         |
| LES_ALTEX7    | PE13     |   |   |   |   |   |   | LESENSE alternate exite output 7.                                         |
| LES_CH0       | PC0      |   |   |   |   |   |   | LESENSE channel 0.                                                        |
| LES_CH1       | PC1      |   |   |   |   |   |   | LESENSE channel 1.                                                        |
| LES_CH2       | PC2      |   |   |   |   |   |   | LESENSE channel 2.                                                        |
| LES_CH3       | PC3      |   |   |   |   |   |   | LESENSE channel 3.                                                        |
| LES_CH4       | PC4      |   |   |   |   |   |   | LESENSE channel 4.                                                        |
| LES_CH5       | PC5      |   |   |   |   |   |   | LESENSE channel 5.                                                        |
| LES_CH6       | PC6      |   |   |   |   |   |   | LESENSE channel 6.                                                        |
| LES_CH7       | PC7      |   |   |   |   |   |   | LESENSE channel 7.                                                        |
| LES_CH8       | PC8      |   |   |   |   |   |   | LESENSE channel 8.                                                        |

### 5.21.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. This is shown in the following table. The table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

**Table 5.62. Alternate functionality overview**

| Alternate     | LOCATION |     |     |   |   |   |   | Description                                               |
|---------------|----------|-----|-----|---|---|---|---|-----------------------------------------------------------|
| Functionality | 0        | 1   | 2   | 3 | 4 | 5 | 6 |                                                           |
| ACMP0_CH0     | PC0      |     |     |   |   |   |   | Analog comparator ACMP0, channel 0.                       |
| ACMP0_CH1     | PC1      |     |     |   |   |   |   | Analog comparator ACMP0, channel 1.                       |
| ACMP0_CH2     | PC2      |     |     |   |   |   |   | Analog comparator ACMP0, channel 2.                       |
| ACMP0_CH3     | PC3      |     |     |   |   |   |   | Analog comparator ACMP0, channel 3.                       |
| ACMP0_CH4     | PC4      |     |     |   |   |   |   | Analog comparator ACMP0, channel 4.                       |
| ACMP0_CH5     | PC5      |     |     |   |   |   |   | Analog comparator ACMP0, channel 5.                       |
| ACMP0_CH6     | PC6      |     |     |   |   |   |   | Analog comparator ACMP0, channel 6.                       |
| ACMP0_CH7     | PC7      |     |     |   |   |   |   | Analog comparator ACMP0, channel 7.                       |
| ACMP0_O       | PE13     | PE2 | PD6 |   |   |   |   | Analog comparator ACMP0, digital output.                  |
| ACMP1_CH0     | PC8      |     |     |   |   |   |   | Analog comparator ACMP1, channel 0.                       |
| ACMP1_CH1     | PC9      |     |     |   |   |   |   | Analog comparator ACMP1, channel 1.                       |
| ACMP1_CH2     | PC10     |     |     |   |   |   |   | Analog comparator ACMP1, channel 2.                       |
| ACMP1_CH3     | PC11     |     |     |   |   |   |   | Analog comparator ACMP1, channel 3.                       |
| ACMP1_O       | PF2      | PE3 | PD7 |   |   |   |   | Analog comparator ACMP1, digital output.                  |
| ADC0_CH0      | PD0      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 0. |
| ADC0_CH1      | PD1      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 1. |
| ADC0_CH2      | PD2      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 2. |
| ADC0_CH3      | PD3      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 3. |
| ADC0_CH4      | PD4      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 4. |
| ADC0_CH5      | PD5      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 5. |
| ADC0_CH6      | PD6      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 6. |
| ADC0_CH7      | PD7      |     |     |   |   |   |   | Analog to digital converter ADC0, input channel number 7. |
| BOOT_RX       | PE11     |     |     |   |   |   |   | Bootloader RX.                                            |
| BOOT_TX       | PE10     |     |     |   |   |   |   | Bootloader TX.                                            |

| Alternate     | LOCATION |      |     |      |     |     |      | Description                                                                                                                                                                                                                                                                                                                                     |
|---------------|----------|------|-----|------|-----|-----|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Functionality | 0        | 1    | 2   | 3    | 4   | 5   | 6    |                                                                                                                                                                                                                                                                                                                                                 |
| ETM_TD2       | PD4      | PB15 | PD4 | PA4  |     |     |      | Embedded Trace Module ETM data 2.                                                                                                                                                                                                                                                                                                               |
| ETM_TD3       | PD5      | PF3  | PD5 | PA5  |     |     |      | Embedded Trace Module ETM data 3.                                                                                                                                                                                                                                                                                                               |
| GPIO_EM4WU0   | PA0      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| GPIO_EM4WU1   | PA6      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| GPIO_EM4WU2   | PC9      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| GPIO_EM4WU3   | PF1      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| GPIO_EM4WU4   | PF2      |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| GPIO_EM4WU5   | PE13     |      |     |      |     |     |      | Pin can be used to wake the system up from EM4                                                                                                                                                                                                                                                                                                  |
| HFX TAL_N     | PB14     |      |     |      |     |     |      | High Frequency Crystal negative pin. Also used as external optional clock input pin.                                                                                                                                                                                                                                                            |
| HFX TAL_P     | PB13     |      |     |      |     |     |      | High Frequency Crystal positive pin.                                                                                                                                                                                                                                                                                                            |
| I2C0_SCL      | PA1      | PD7  | PC7 | PD15 | PC1 | PF1 | PE13 | I2C0 Serial Clock Line input / output.                                                                                                                                                                                                                                                                                                          |
| I2C0_SDA      | PA0      | PD6  | PC6 | PD14 | PC0 | PF0 | PE12 | I2C0 Serial Data input / output.                                                                                                                                                                                                                                                                                                                |
| I2C1_SCL      | PC5      | PB12 | PE1 |      |     |     |      | I2C1 Serial Clock Line input / output.                                                                                                                                                                                                                                                                                                          |
| I2C1_SDA      | PC4      | PB11 | PE0 |      |     |     |      | I2C1 Serial Data input / output.                                                                                                                                                                                                                                                                                                                |
| LCD_BCAP_N    | PA13     |      |     |      |     |     |      | LCD voltage booster (optional), boost capacitor, negative pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.                                                                                                                                                                                   |
| LCD_BCAP_P    | PA12     |      |     |      |     |     |      | LCD voltage booster (optional), boost capacitor, positive pin. If using the LCD voltage booster, connect a 22 nF capacitor between LCD_BCAP_N and LCD_BCAP_P.                                                                                                                                                                                   |
| LCD_BEXT      | PA14     |      |     |      |     |     |      | LCD voltage booster (optional), boost output. If using the LCD voltage booster, connect a 1 uF capacitor between this pin and VSS.<br><br>An external LCD voltage may also be applied to this pin if the booster is not enabled.<br><br>If AVDD is used directly as the LCD supply voltage, this pin may be left unconnected or used as a GPIO. |
| LCD_COM0      | PE4      |      |     |      |     |     |      | LCD driver common line number 0.                                                                                                                                                                                                                                                                                                                |
| LCD_COM1      | PE5      |      |     |      |     |     |      | LCD driver common line number 1.                                                                                                                                                                                                                                                                                                                |
| LCD_COM2      | PE6      |      |     |      |     |     |      | LCD driver common line number 2.                                                                                                                                                                                                                                                                                                                |
| LCD_COM3      | PE7      |      |     |      |     |     |      | LCD driver common line number 3.                                                                                                                                                                                                                                                                                                                |
| LCD_SEG0      | PF2      |      |     |      |     |     |      | LCD segment line 0. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG1      | PF3      |      |     |      |     |     |      | LCD segment line 1. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG2      | PF4      |      |     |      |     |     |      | LCD segment line 2. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |
| LCD_SEG3      | PF5      |      |     |      |     |     |      | LCD segment line 3. Segments 0, 1, 2 and 3 are controlled by SEGEN0.                                                                                                                                                                                                                                                                            |

#### 14.4 Revision 1.21

November 21st, 2013

This revision applies the following devices:

- EFM32LG230
- EFM32LG232
- EFM32LG280
- EFM32LG290
- EFM32LG295
- EFM32LG330
- EFM32LG332
- EFM32LG380
- EFM32LG390
- EFM32LG395
- EFM32LG840
- EFM32LG842
- EFM32LG880
- EFM32LG890
- EFM32LG895
- EFM32LG940
- EFM32LG942
- EFM32LG980
- EFM32LG990
- EFM32LG995

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

For devices with a DAC, re-added missing DAC-data.

## 14.6 Revision 1.11

November 17th, 2010

This revision applies the following devices:

- EFM32G200
- EFM32G210
- EFM32G230
- EFM32G280
- EFM32G290
- EFM32G840
- EFM32G880
- EFM32G890

Corrected maximum DAC clock speed for continuous mode.

Added DAC sample-hold mode voltage drift rate.

Added pulse widths detected by the HFXO glitch detector.

Added power sequencing information to Power Management section.