



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	5
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	8-UFDFN Exposed Pad
Supplier Device Package	8-UDFN (2x3)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic12lf1552-i-mu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3.1 User ID Location

A user may store identification information (user ID) in four designated locations. The user ID locations are mapped to 8000h-8003h. Each location is 14 bits in length. Code protection has no effect on these memory locations. Each location may be read with code protection enabled or disabled.

Note: MPLAB[®] IDE only displays the seven Least Significant bits (LSb) of each user ID location, the upper bits are not read. It is recommended that only the seven LSbs be used if MPLAB IDE is the primary tool used to read these addresses.

3.2 Device ID

The device ID word is located at 8006h. This location is read-only and cannot be erased or modified.

REGISTER 3-1: DEVICE ID: DEVICE ID REGISTER⁽¹⁾

		R	R	R	R	R	R
		DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
		bit 13	•		·		bit 8
R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7					•		bit 0
Legend:							
R = Readable b	R = Readable bit '1' = Bit is set '0' = Bit is cleared				ed		

bit 13-5 **DEV<8:0>:** Device ID bits

These bits are used to identify the part number.

bit 4-0 **REV<4:0>:** Revision ID bits

These bits are used to identify the revision.

Note 1: This location cannot be written.

TABLE 3-1:DEVICE ID VALUES

DEVICE	DEVICE ID VALUES			
DEVICE	DEV	REV		
PIC12LF1552	0010 1011 110	x xxxx		

3.3 Configuration Words

There are two Configuration Words, Configuration Word 1 (8007h) and Configuration Word 2 (8008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

3.4 Calibration Words

The internal calibration values are factory calibrated and stored in Calibration Words 1 and 2 (8009h, 800Ah).

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

REGISTER 3-2: CONFIGURATION WORD T	REGISTER 3-2:	CONFIGURATION WORD 1
------------------------------------	---------------	-----------------------------

—					
	CLKOUTEN	BOREN	V<1:0>	—	
				bit	
R/P-1	R/P-1	U-1	R/P-1	R/P-1	
- 1	TE<1:0>		FOSC		
			1000	bit	
			41		
immable bit	U = Unimplemer	2			
set	-n = Value when	blank or after Bu	ilk Erase		
'1'					
ole bit abled. I/O or oscillator	function on CLKOU	T pin.			
abled on CLKOUT pin					
set Enable bits ⁽¹⁾ eset Voltage (VBOR) is ed. SPBOREN bit is ig ed while running and c lled by the SBOREN I ed. SBOREN bit is igr	nored. lisabled in Sleep. SB pit in the BORCON re	OREN bit is ignor	-	er.	
ʻ1'					
CP : Code Protection bit ⁽²⁾ 1 = Program memory code protection is disabled 0 = Program memory code protection is enabled					
ction Select bit on is MCLR; Wea <u>k pul</u>					
on is digital input; MCL able bit ⁽¹⁾	R internally disabled;	Weak pull-up unde	er control of WPU	A register.	
er Enable bit N is ignored. nning and disabled in SWDTEN bit in the W SWDTEN bit in the W		gnored.			
ʻ1'					
tion bits , High-Power mode: o , Medium-Power mod Low-Power mode: or	e: on CLKIN pin CLKIN pin				
	ction bits , High-Power mode: o , Medium-Power mode , Low-Power mode: or /O function on OSC1 p not automatically enable be erased when the co	ction bits , High-Power mode: on CLKIN pin , Medium-Power mode: on CLKIN pin , Low-Power mode: on CLKIN pin /O function on OSC1 pin not automatically enable Power-up Timer. be erased when the code protection is turned	ction bits	ction bits , High-Power mode: on CLKIN pin , Medium-Power mode: on CLKIN pin , Low-Power mode: on CLKIN pin /O function on OSC1 pin not automatically enable Power-up Timer. be erased when the code protection is turned off.	

3: This bit should be maintained as '1' when programmed.

PIC12LF1552

REGISTER 3-3: CONFIGURATION WORD 2

		R/P-1	U-1	R/P-1	R/P-1	R/P-1	U-1			
		LVP	—	LPBOR	BORV	STVREN	—			
		bit 13					bit 8			
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1	R/P-1			
_			_	_	_	WRT<	:1:0>			
oit 7							bit (
egend:										
R = Readable	bit	P = Programma	ble bit	U = Unimpleme	nted bit, read as	s '1'				
0' = Bit is clea	ared	'1' = Bit is set	Bit is set -n = Value when blank or after Bulk Erase							
bit 12 bit 11	Unimplemented: Read as '1' LPBOR: Low-Power BOR bit 1 = Low-Power BOR is disabled 0 = Low-Power BOR is enabled									
bit 10	0 = Low-Power BOR is enabled BORV: Brown-out Reset Voltage Selection bit 1 = Brown-out Reset Voltage (VBOR) set to 1.9V 0 = Brown-out Reset Voltage (VBOR) set to 2.7V									
bit 9	 STVREN: Stack Overflow/Underflow Reset Enable bit 1 = Stack Overflow or Underflow will cause a Reset 0 = Stack Overflow or Underflow will not cause a Reset 									
oit 8-2	Unimplemented: Read as '1'									
oit 1-0	WRT<1:0>: Flash Memory Self-Write Protection bits 11 = Write protection off 10 = 000h to 1FFh write-protected, 200h to 7FFh may be modified by PMCON control 01 = 000h to 3FFh write-protected, 400h to 7FFh may be modified by PMCON control 00 = 000h to 7FFh write-protected, no addresses may be modified by PMCON control									

Note 1: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode, both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/Os are automatically configured as high-impedance inputs and the address is cleared.

4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/ Verify mode via high voltage:

- VPP First entry mode
- VDD First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
- 2. Raise the voltage on MCLR from 0V to VIHH.
- 3. Raise the voltage on VDD from 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, the device will execute code when Configuration Word 1 has MCLR disabled (MCLRE = 0), the Power-up Timer is disabled (PWRTE = 0), the internal oscillator is selected (Fosc = 100), and ICSPCLK and ICSPDAT pins are driven by the user application. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-2.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

- 1. Hold ICSPCLK and ICSPDAT low.
- 2. Raise the voltage on VDD from 0V to the desired operating voltage.
- 3. Raise the voltage on MCLR from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-1.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take MCLR to VDD or lower (VIL). See Figures 8-3 and 8-4.

4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the device to be programmed using VDD only, without high voltage. When the LVP bit of Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

- 1. MCLR is brought to VIL.
- 2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete, MCLR must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figure 8-8 and Figure 8-9.

Exiting <u>Program/Verify</u> mode is done by no longer driving MCLR to VIL. See Figure 8-8 and Figure 8-9.

Note: To enter LVP mode, the LSB of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

4.3 **Program/Verify Commands**

The device implements ten programming commands; each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of TDLY between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1:COMMAND MAPPING

Command		Mapping						Data/Note	
		Bina	ary (M	Sb I	LSb)		Hex		
Load Configuration	Х	0	0	0	0	0	00h	0, data (14), 0	
Load Data For Program Memory	Х	0	0	0	1	0	02h	0, data (14), 0	
Read Data From Program Memory	Х	0	0	1	0	0	04h	0, data (14), 0	
Increment Address	Х	0	0	1	1	0	06h	—	
Reset Address	Х	1	0	1	1	0	16h	—	
Begin Internally Timed Programming	Х	0	1	0	0	0	08h	—	
Begin Externally Timed Programming	Х	1	1	0	0	0	18h	—	
End Externally Timed Programming	Х	0	1	0	1	0	0Ah	—	
Bulk Erase Program Memory	х	0	1	0	0	1	09h	Internally Timed	
Row Erase Program Memory	Х	1	0	0	0	1	11h	Internally Timed	

4.3.1 LOAD CONFIGURATION

The Load Configuration command is used to access the configuration memory (user ID locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).

After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

the targeted word.

The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.





FIGURE 4-1: LOAD CONFIGURATION

4.3.4 INCREMENT ADDRESS

The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and reenter it. If the address is incremented from address 7FFFh, it will wrap-around to location 0000h. If the address is incremented from FFFFh, it will wrap-around to location 8000h.






4.3.5 RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.






4.3.8 END EXTERNALLY TIMED PROGRAMMING

This command is required after a Begin Externally Timed Programming command is given. This command must be sent within the time window specified by TPEXT, after the Begin Externally Timed Programming command is sent.

After sending the End Externally Timed Programming command, an additional delay (TDIS) is required before sending the next command. This delay is longer than the delay ordinarily required between other commands (see Figure 4-8).

FIGURE 4-8: END EXTERNALLY TIMED PROGRAMMING



4.3.9 BULK ERASE PROGRAM MEMORY

The Bulk Erase Program Memory command performs two different functions dependent on the current state of the address.

Address 0000h-7FFFh:

Program Memory is erased Configuration Words are erased

Address 8000h-8008h:


Program Memory is erased

Configuration Words are erased

User ID Locations are erased

A Bulk Erase Program Memory command should not be issued when the address is greater than 8008h.

FIGURE 4-9: BULK ERASE PROGRAM MEMORY



After receiving the Bulk Erase Program Memory command, the erase will not complete until the time interval, TERAB, has expired.

Note: The code protection Configuration bit $\overline{(CP)}$ has no effect on the Bulk Erase Program Memory command.

4.3.10 ROW ERASE PROGRAM MEMORY


The Row Erase Program Memory command will erase an individual row. Refer to Table 4-2 for row sizes of the device and the PC bits used to address them. If the program memory is code-protected, the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h, the Row Erase Program Memory command will only erase the user ID locations, regardless of the setting of the \overline{CP} Configuration bit.

After receiving the Row Erase Program Memory command, the erase will not complete until the time interval, TERAR, has expired.

TABLE 4-2:PROGRAMMING ROW SIZE AND LATCHES

Device	PC	Row Size	Number of Latches
PIC12LF1552	<15:4>	16	16

FIGURE 4-10: ROW ERASE PROGRAM MEMORY



5.0 PROGRAMMING ALGORITHMS


The device uses internal latches to temporarily store the 14-bit words used for programming. Refer to Table 4-2 for specific latch information. The data latches allow the user to write the program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming command is given.


The data latches are aligned with the LSbs of the address. The PC's address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross the physical boundary. For example, attempting to write from address 0002h-0009h will result in data being written to 0008h-000Fh.

If more than the maximum number of data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command, the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.


PIC12LF1552







PIC12LF1552



6.0 CODE PROTECTION

Code protection is controlled using the \overline{CP} bit in Configuration Word 1. When code protection is enabled, all program memory locations (0000h-7FFFh) read as '0'. Further programming is disabled for the program memory (0000h-7FFFh).

The user ID locations and Configuration Words can be programmed and read out regardless of the code protection settings.

6.1 **Program Memory**

Code protection is enabled by programming the \overline{CP} bit in Configuration Word 1 register to '0'.

The only way to disable code protection is to use the Bulk Erase Program Memory command.

7.0 HEX FILE USAGE

In the hex file there are two bytes per program word stored in the Intel[®] INHX32 hex format. Data is stored LSB first, MSB second. Because there are two bytes per word, the addresses in the hex file are 2x the address in program memory. (Example: Configuration Word 1 is stored at 8007h. In the hex file this will be referenced as 1000Eh-1000Fh).

7.1 Configuration Word

To allow portability of code, it is strongly recommended that the programmer is able to read the Configuration Words and user ID locations from the hex file. If the Configuration Words information was not present in the hex file, a simple warning message may be issued. Similarly, while saving a hex file, Configuration Words and user ID information should be included.

7.2 Device ID and Revision

If a device ID is present in the hex file at 1000Ch-1000Dh (8006h on the part), the programmer should verify the device ID (excluding the revision) against the value read from the part. On a mismatch condition the programmer should generate a warning message.

7.3 Checksum Computation

The checksum is calculated by two different methods dependent on the setting of the $\overline{\text{CP}}$ Configuration bit.

TABLE 7-1:CONFIGURATION WORDMASK VALUES

Device	Config. Word 1 Mask	Config. Word 2 Mask
PIC12LF1552	0EFBh	2E03h

7.3.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the program memory locations and adding up the program memory data starting at address 0000h, up to the maximum user addressable location. Any Carry bit exceeding 16 bits are ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

EXAMPLE 7-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED (CP = 1), PIC12LF1552, 00AAh AT FIRST AND LAST ADDRESS

PIC12LF1	1552 Sum of Memory addresses 0000h-07FFh	7956h ⁽¹⁾	l		
	Configuration Word 1	3FFFh ⁽²⁾			
	Configuration Word 1 mask	0EFBh ⁽³⁾			
	Configuration Word 2	3FFFh ⁽⁴⁾	l		
	Configuration Word 2 mask	2E03h ⁽⁵⁾	l		
	Checksum = 7956h + (3FFFh and 0EFBh) + (3FF	Fh and 2E03h) ⁽⁶⁾	l		
	= 7956h + 0EFBh + 2E03h		l		
	= B654h				
Note 1:	: This value is obtained by taking the total number of program memory locations (0x000 to 0x7FFh which is 800h) subtracting 2h which yields 7FEh, then multiplying it by the blank memory value of 0x3FFF to get the sum of 1FF 7802h. Then, truncate to 16 bits the value of 7802h. Now add 00AAh (00AAh + 00AAh) to 7802h to get the final value of B654h.				
2:	This value is obtained by making all bits of the Configur having a value of 3FFFh.	ation Word 1 a '1', then converting it to hex, thus			
3:	This value is obtained by making all used bits of the Conthus having a value of 0EFBh.	nfiguration Word 1 a '1', then converting it to hex,			
4:	This value is obtained by making all bits of the Configur having a value of 3FFFh.	ation Word 2 a '1', then converting it to hex, thus			
5:	This value is obtained by making all used bits of the Conthus having a value of 2E03h.	nfiguration Word 2 a '1', then converting it to hex,			

^{6:} This value is obtained by ANDing the Configuration Word value with the Configuration Word Mask Value and adding it to the sum of memory addresses: (3FFFh and 0EFBh) + (3FFFh and 2E03h) + 7956h = B654h. Then, truncate to 16 bits, thus having a final value of B654h.

7.3.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled, the checksum is computed in the following manner: The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 8000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

EXAMPLE 7-2:	CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED
	(CP = 0), PIC12LF1552, 00AAh AT FIRST AND LAST ADDRESS

PIC12LF	1552 Configuration Word	1 3F7Fh ⁽¹⁾					
	Configuration Word	1 mask 0E7Bh ⁽²⁾					
	Configuration Word	2 3FFFh ⁽³⁾					
	Configuration Word	2 mask 2E03h ⁽⁴⁾					
	User ID (8000h)	000Eh ⁽⁵⁾					
	User ID (8001h)	0008h ⁽⁵⁾					
	User ID (8002h)	0005h ⁽⁵⁾					
	User ID (8003h)	0008h ⁽⁵⁾					
	Sum of User IDs	= (000Eh and 000Fh) << 12 + (0008h and 000Fh) << 8 +					
		(0005h and 000Fh) << 4 + (0008h and 000Fh) ⁽⁶⁾					
		= E000h + 0800h + 0050h + 0008h					
		= E858h					
	Checksum	= (3F7Fh and 0E7Bh) + (3FFFh and 2E03h) + Sum of User IDs ⁽⁷⁾					
		= 0E7Bh +2E03h + E858h					
		= 24D6h					
Note 1:	1: This value is obtained by making all bits of the Configuration Word 1 a '1', but the code-protect bit is '0' (thus, enabled), then converting it to hex, thus having a value of 3F7Fh.						
2:		his value is obtained by making all used bits of the Configuration Word 1 a '1', but the code-protect bit '0' (thus, enabled), then converting it to hex, thus having a value of 0E7Bh.					
3:	This value is obtained by making all bits of the Configuration Word 2 a '1', then converting it to hex, thus having a value of 3FFFh.						
4:	4: This value is obtained by making all used bits of the Configuration Word 2 a '1', then converting it to hex, thus having a value of 2E03h.						
5:	5: These values are picked at random for this example; they could be any 16-bit value.						
6:	n order to calculate the sum of user IDs, take the 16-bit value of the first user ID location (000Eh), AND ne address to (000Fh), thus masking the MSB. This gives you the value 000Eh, then shift left 12 bits, iving you E000h. Do the same procedure for the 16-bit value of the second user ID location (0008h), xcept shift left 8 bits. Also, do the same for the third user ID location (0005h), except shift left 4 bits. For ne fourth user ID location do not shift. Finally, add up all four user ID values to get the final sum of user Ds of E858h.						
7:		Ding the Configuration Word value with the Configuration Word Mask Value ser IDs: (3F7Fh AND 0E7Bh) + (3FFFh AND 2E03h) + E858h = 24D6h.					


8.0 ELECTRICAL SPECIFICATIONS

Refer to the device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS			Standard Operating Conditions Production tested at 25°C				
Sym.	Characteristics	Min.	Тур.	Max.	Units	Conditions/Comments	
	Supply Voltag	es and Curre	nts				
	VDD						
VDD	Read/Write and Row Erase operations	VDDMIN	—	VDDMAX	V		
	Bulk Erase operations	2.7	—	VDDMAX	V		
Iddi	Current on VDD, Idle	—	—	1.0	mA		
IDDP	Current on VDD, Programming	—	—	3.0	mA		
	VPP						
IPP	Current on MCLR/VPP	_		600	μA		
VIHH	High voltage on MCLR/VPP for Program/Verify mode entry	8.0	_	9.0	V		
TVHHR	MCLR rise time (VI∟ to VIHH) for Program/Verify mode entry	—	—	1.0	μS		
	I/O pins		-				
VIH	(ICSPCLK, ICSPDAT, MCLR/VPP) input high level	0.8 VDD	—	—	V		
VIL	(ICSPCLK, ICSPDAT, MCLR/VPP) input low level	_	_	0.2 VDD	V		
Vон	ICSPDAT output high level	VDD-0.7		_	v	IOH = 3.5 mA, VDD = 5V IOH = 3 mA, VDD = 3.3V IOH = 2 mA, VDD = 1.8V	
Vol	ICSPDAT output low level	-		0.6	V	IOH = 8 mA, VDD = 5V IOH = 6 mA, VDD = 3.3V IOH = 3 mA, VDD = 1.8V	
	Programming M	ode Entry and	d Exit				
TENTS	Programing mode entry setup time: ICSPCLK, ICSPDAT setup time before VDD or MCLR1	100	—	-	ns		
Tenth	Programing mode entry hold time: ICSPCLK, ICSPDAT hold time after VDD or MCLR↑	250	_	_	μS		
	Serial Pro	gram/Verify					
TCKL	Clock Low Pulse Width	100	—	-	ns		
Тскн	Clock High Pulse Width	100		—	ns		
TDS	Data in setup time before clock↓	100		—	ns		
TDH	Data in hold time after clock↓	100	—	_	ns		
Тсо	Clock↑ to data out valid (during a Read Data command)	0	—	80	ns		
Tlzd	Clock↓ to data low-impedance (during a Read Data command)	0	_	80	ns		
Thzd	Clock↓ to data high-impedance (during a Read Data command)	0	_	80	ns		
TDLY	Data input not driven to next clock input (delay required between command/data or command/command)	1.0	_		μS		
TERAB	Bulk Erase cycle time	- 1	—	5	ms		
TERAR	Row Erase cycle time	_	—	2.5	ms		
TPINT	Internally timed programming operation time		_	2.5 5	ms ms	Program memory Configuration Words	
TPEXT	Externally timed programming pulse	1.0	_	2.1	ms	Note 1	
TDIS	Time delay from program to compare (HV discharge time)	300	_	_	μs		
TEXIT	Time delay when exiting Program/Verify mode	1	<u> </u>	<u> </u>	μS		

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.



APPENDIX A: REVISION HISTORY

Revision A (06/2012)

Initial release of this document.

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 9781620763674

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187

Fax: 86-571-2819-3189 China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-66-152-7160 Fax: 81-66-152-9310

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/11