




Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M4F
Core Size	32-Bit Single-Core
Speed	200MHz
Connectivity	CSIO, EBI/EMI, I ² C, LINbus, SD, SPI, UART/USART, USB
Peripherals	DMA, I ² S, LVD, POR, PWM, WDT
Number of I/O	190
Program Memory Size	1.5MB (1.5M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	192K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 32x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	216-LQFP
Supplier Device Package	216-LQFP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/s6e2c19l0agl2000a

Debug

- Serial wire JTAG debug port (SWJ-DP)
- Embedded trace macrocells (ETM) provide comprehensive debug and trace facilities.
- AHB trace macrocells (HTM)

Unique ID

Unique value of the device (41-bit) is set.

Power Supply

- Two power supplies
 - Wide range voltage: VCC = 2.7 V to 5.5 V
 - Power supply for VBAT: VBAT = 1.65 V to 5.5 V

Product Name	S6E2C18H0A S6E2C19H0A S6E2C1AH0A	S6E2C18J0A S6E2C19J0A S6E2C1AJ0A	S6E2C18L0A S6E2C19L0A S6E2C1AL0A
Debug function	SWJ-DP/ETM/HTM		
Unique ID	Yes		

Notes:

- All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use.
- See 12.4.3 Built-In CR Oscillation Characteristics for the accuracy of the built-in CR.

LQP176

(Top View)

LQFP - 176

Note:

- The number after the underscore ("_") in pin names such as XXX_1 and XXX_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQQ216	LQP176	LQS144	LBE192			
84	69	59	J8	P74	E	I
				SCK9_0 (SCL9_0)		
				TIOB2_0		
				MAD03_0		
85	70	-	N8	PF2	L	I
				RTO10_1 (PPG10_1)		
				TIOA6_1		
				MRASX_0		
86	71	-	M8	PF3	L	K
				RTO11_1 (PPG10_1)		
				TIOB6_1		
				INT05_1 MCASX_0		
87	72	-	N9	PF4	L	K
				RTO12_1 (PPG12_1)		
				TIOA7_1		
				INT06_1 MSDWEX_0		
88	73	-	P9	PF5	L	K
				RTO13_1 (PPG12_1)		
				TIOB7_1		
				INT07_1 MCSX8_0		
89	74	-	M9	PF6	L	K
				RTO14_1 (PPG14_1)		
				TIOA14_1		
				INT20_1 MSDCKE_0		
90	75	-	L9	PF7	L	K
				RTO15_1 (PPG14_1)		
				TIOB14_1		
				INT21_1 MSDCLK_0		
91	76	60	K9	P75	E	K
				SIN8_0		
				TIOB3_0		
				AIN1_0 INT20_0 MAD04_0		
92	77	61	P10	P76	E	I
				SOT8_0 (SDA8_0)		
				TIOB4_0		
				BIN1_0 MAD05_0		

Pin Number				Pin Name	I/O Circuit Type	Pin State Type
LQ216	LQ176	LQS144	LBE192			
172	142	-	C10	P93	S	K
				SCK5_1		
				(SCL5_1)		
				INT15_1		
173	143	-	D10	Q_IO0_0	S	I
				P94		
				CTS5_1		
				Q_SCK_0		
174	144	-	B9	P95	S	I
				RTS5_1		
				Q_CS0_0		
175	-	-	-	P96	S	K
				INT12_2		
				Q_CS1_0		
176	-	-	-	P97	S	K
				INT13_2		
				Q_CS2_0		
177	145	115	C9	PC0	K	I
178	146	116	B8	PC1	K	I
				TIOB6_0		
179	147	117	D9	PC2	K	I
				TIOA6_0		
180	148	118	E9	PC3	K	I
				TIOB7_0		
181	149	119	F9	PC4	K	I
				TIOA7_0		
182	150	120	C8	PC5	K	I
				TIOB14_0		
183	151	121	D8	PC6	K	I
				TIOA14_0		
184	152	122	E8	PC7	E	K
				INT13_0		
				CROUT_1		
185	153	123	A10	PC8	K	I
186	154	124	F8	PC9	K	I
				TIOB15_0		
187	155	125	B7	PCA	K	I
				TIOA15_0		
188	156	126	A9	VCC	-	-
189	157	127	A8	VSS	-	-
190	158	128	A7	PCB	L	K
				INT28_0		
191	159	129	C7	PCC	K	I
192	160	130	A6	PCD	L	K
				SOT4_1		
				(SDA4_1)		
193	161	131	D7	INT14_0	L	K
				PCE		
				SIN4_1		
				INT15_0		

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
GPIO	PA0	General-purpose I/O port A	2	2	2	B2
	PA1		3	3	3	C2
	PA2		4	4	4	C3
	PA3		5	5	5	D5
	PA4		6	6	6	D2
	PA5		7	7	7	D1
	PA6		8	8	8	D3
	PA7		9	9	9	D4
	PA8		14	13	10	E5
	PA9		15	14	11	F1
	PAA		16	15	12	F2
	PAB		17	16	13	F3
	PAC		18	17	14	F4
	PAD		23	18	15	F5
	PAE		24	19	16	F6
	PAF		25	20	17	G2
	PB0	General-purpose I/O port B	126	102	-	J10
	PB1		127	103	-	J9
	PB2		128	104	-	H10
	PB3		129	105	-	J14
	PB4		138	112	-	G13
	PB5		139	113	-	F14
	PB6		140	114	-	G12
	PB7		141	115	-	G11
	PB8		119	-	-	-
	PB9		120	-	-	-
	PBA		121	-	-	-
	PBB		122	-	-	-
	PBC		148	-	-	-
	PBD		149	-	-	-
	PBE		150	-	-	-
	PBF		151	-	-	-

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
GPIO	PC0	General-purpose I/O port C	177	145	115	C9
	PC1		178	146	116	B8
	PC2		179	147	117	D9
	PC3		180	148	118	E9
	PC4		181	149	119	F9
	PC5		182	150	120	C8
	PC6		183	151	121	D8
	PC7		184	152	122	E8
	PC8		185	153	123	A10
	PC9		186	154	124	F8
	PCA		187	155	125	B7
	PCB		190	158	128	A7
	PCC		191	159	129	C7
	PCD		192	160	130	A6
	PCE		193	161	131	D7
	PCF		194	162	132	E7
	PD0	General-purpose I/O port D	195	163	133	F7
	PD1		196	164	134	B6
	PD2		197	165	135	C6
	PE0	General-purpose I/O port E	104	84	68	N13
	PE2		106	86	70	P12
	PE3		107	87	71	P13
	PF0	General-purpose I/O port F	78	63	-	K5
	PF1		79	64	-	K6
	PF2		85	70	-	N8
	PF3		86	71	-	M8
	PF4		87	72	-	N9
	PF5		88	73	-	P9
	PF6		89	74	-	M9
	PF7		90	75	-	L9
	PF8		94	-	-	-
	PF9		95	-	-	-
	PFA		101	-	-	-
	PFB		102	-	-	-
	PFC		103	-	-	-

Module	Pin Name	Function	Pin Number			
			LQQ 216	LQP 176	LQS 144	LBE 192
Multi-Function Serial 3	SIN3_0	Multi-function serial interface ch 3 input pin	25	20	17	G2
	SIN3_1		56	46	38	N2
	SOT3_0 (SDA3_0)	Multi-function serial interface ch 3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	24	19	16	F6
	SOT3_1 (SDA3_1)		57	47	39	N3
	SCK3_0 (SCL3_0)	Multi-function serial interface ch 3 clock I/O pin. This pin operates as SCK3 when it is used in a CSIO (operation modes 2) and as SCL3 when it is used in an I ² C (operation mode 4).	23	18	15	F5
	SCK3_1 (SCL3_1)		58	48	40	M3
Multi-Function Serial 4	SIN4_0	Multi-function serial interface ch 4 input pin	212	172	140	B3
	SIN4_1		193	161	131	D7
	SOT4_0 (SDA4_0)	Multi-function serial interface ch 4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).	211	171	139	C4
	SOT4_1 (SDA4_1)		192	160	130	A6
	SCK4_0 (SCL4_0)	Multi-function serial interface ch 4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I ² C (operation mode 4).	210	170	138	B4
	SCK4_1 (SCL4_1)		198	166	136	D6
	CTS4_0	Multi-function serial interface ch 4 CTS input pin	208	168	-	B5
	CTS4_1		197	165	135	C6
	RTS4_0	Multi-function serial interface ch 4 RTS output pin	209	169	137	C5
	RTS4_1		194	162	132	E7

Type	Circuit	Remarks
G	 P-ch Digital output N-ch Digital output Pull-up resistor control Digital input Standby mode control	• CMOS level output • CMOS level hysteresis input • Pull-up resistor control • Standby mode control • Pull-up resistor: approximately 50 kΩ • $I_{OH} = -12 \text{ mA}$, $I_{OL} = 12 \text{ mA}$ • When this pin is used as an I²C pin, the digital output P-ch transistor is always off.
H	 P-ch Digital output N-ch Digital output Digital input Standby mode control	When the GPIO is selected. • CMOS level output • CMOS level hysteresis input • With standby mode control

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent this, do the following:

1. Avoid exposure to rapid temperature changes, which can cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
3. When Dry Packages are opened, it is recommended to have humidity between 40% and 70%.
4. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in these aluminum laminate bags for storage.
5. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
2. Electrically ground all conveyors, solder vessels, soldering irons, and peripheral equipment.
3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, and the use of conductive floor mats and other measures to minimize shock loads is recommended.
4. Ground all fixtures and instruments, or protect with anti-static measures.
5. Avoid the use of Styrofoam or other highly static-prone materials for storage of completed board assemblies.

11. Pin Status In Each CPU State

The terms used for pin status have the following meanings:

- **INITX = 0**
This is the period when the INITX pin is at the L level.
- **INITX = 1**
This is the period when the INITX pin is at the H level.
- **SPL = 0**
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 0.
- **SPL = 1**
This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to 1.
- **Input enabled**
Indicates that the input function can be used.
- **Internal input fixed at 0**
This is the status that the input function cannot be used. Internal input is fixed at L.
- **Hi-Z**
Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.
- **Setting disabled**
Indicates that the setting is disabled.
- **Maintain previous state**
Maintains the state that was immediately prior to entering the current mode.
If a built-in peripheral function is operating, the output follows the peripheral function.
If the pin is being used as a port, that output is maintained.
- **Analog input is enabled**
Indicates that the analog input is enabled.
- **Trace output**
Indicates that the trace function can be used.
- **GPIO selected**
In Deep standby mode, pins switch to the general-purpose I/O port.
- **Setting prohibition**
Prohibition of a setting by specification limitation

Pin Status Type	Function Group	Power-On Reset or Low-Voltage Detection State	INITX Input State	Device Internal Reset State	Run mode or Sleep mode State	Timer mode, RTC mode, or Stop mode State		Deep Standby RTC mode or Deep Standby Stop mode State		Return from Deep Standby mode State
		Power Supply Unstable	Power Supply Stable		Power Supply Stable	Power Supply Stable		Power Supply Stable		Power Supply Stable
		-	INITX=0	INITX=1	INITX=1	INITX=1		INITX=1		INITX=1
		-	-	-	-	SPL=0	SPL=1	SPL=0	SPL=1	-
N	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected
	Resource other than above selected						Hi-Z/internal input fixed at 0			
	GPIO selected									
O	Analog input selected	Hi-Z	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled	Hi-Z/ internal input fixed at 0/ analog input enabled
	Trace selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output	GPIO selected, internal input fixed at 0	Hi-Z/internal input fixed at 0	GPIO selected
	External interrupt enable selected						Maintain previous state			
	Resource other than above selected						Hi-Z/internal input fixed at 0			
	GPIO selected									

12.2 Recommended Operating Conditions

Parameter		Symbol	Conditions	Value		Unit	Remarks
				Min	Max		
Power supply voltage		V _{CC}	-	2.7 *3	5.5	V	
Power supply voltage (VBAT)		V _{BAT}	-	1.65	5.5	V	
Analog power supply voltage		AV _{CC}	-	2.7	5.5	V	AV _{CC} = V _{CC}
Analog reference voltage		AVRH	-	*2	AV _{CC}	V	
		AVRL	-	AV _{SS}	AV _{SS}	V	
Operating temperature	Junction temperature	T _J	-	- 40	+ 125	°C	
	Ambient temperature	T _A	-	-40	*1	°C	

- 1: The maximum temperature of the ambient temperature (T_A) can guarantee a range that does not exceed the junction temperature (T_J).

The calculation formula of the ambient temperature (T_A) is:

$$T_A (\text{Max}) = T_J (\text{Max}) - P_d (\text{Max}) \times \theta_{JA}$$

P_d: Power dissipation (W)

θ_{JA}: Package thermal resistance (°C/W)

$$P_d (\text{Max}) = V_{CC} \times I_{CC} (\text{Max}) + \sum (I_{OL} \times V_{OL}) + \sum ((V_{CC} - V_{OH}) \times (-I_{OH}))$$

I_{OL}: L level output current

I_{OH}: H level output current

V_{OL}: L level output voltage

V_{OH}: H level output voltage

- 2: The minimum value of analog reference voltage depends on the value of compare clock cycle (T_{ck}). See 12.5. 12-bit A/D Converter for the details.
- 3: For the voltage range between V_{CC} (min) and the low voltage detection reset (VDH), the MCU must be clocked from either the High-speed CR or the low-speed CR.

Table 12-9 Typical and Maximum Current Consumption in Deep Standby Stop Mode, Deep Standby RTC Mode and VBAT

Parameter	Symbol	Pin Name	Conditions	Frequency	Value		Unit	Remarks
					Typ*1	Max*2		
Power supply current	I _{CC} HD	VCC	Deep standby Stop mode (When RAM is off)	-	96	248	μA	*3, *4 T _A = +25°C
					-	3009	μA	*3, *4 T _A = +85°C
					-	3889	μA	*3, *4 T _A = +105°C
			Deep standby Stop mode (When RAM is on)	-	106	259	μA	*3, *4 T _A = +25°C
					-	3020	μA	*3, *4 T _A = +85°C
					-	3900	μA	*3, *4 T _A = +105°C
	I _{CC} RD	VCC	Deep standby RTC mode (When RAM is off)	32 kHz	96	248	μA	*3, *4 T _A = +25°C
					-	3009	μA	*3, *4 T _A = +85°C
					-	3889	μA	*3, *4 T _A = +105°C
			Deep standby RTC mode (When RAM is on)		106	259	μA	*3, *4 T _A = +25°C
					-	3020	μA	*3, *4 T _A = +85°C
					-	3900	μA	*3, *4 T _A = +105°C
	I _{CC} VBAT	VBAT	RTC stop*6	-	0.0058	0.1	μA	*3, *4, *5 T _A = +25°C
					-	1.4	μA	*3, *4, *5 T _A = +85°C
					-	3.3	μA	*3, *4, *5 T _A = +105°C
			RTC Operation*6		1.0	1.8	μA	*3, *4 T _A = +25°C
					-	3.2	μA	*3, *4 T _A = +85°C
					-	5.1	μA	*3, *4 T _A = +105°C

1: V_{CC} = 3.3 V

2: V_{CC} = 5.5 V

3: When all ports are fixed

4: When LVD is off

5: When sub oscillation is off

6: In the case of setting RTC after VCC power on

12.4.10 External Bus Timing


External Bus Clock Output Characteristics

Parameter	Symbol	Pin Name	Conditions	Value		Unit	Remarks
				Min	Typ		
Output frequency	t_{CYCLE}	MCLKOUT *1		-	50 *2	MHz	

1: The external bus clock (MCLKOUT) is a divided clock of HCLK.

For more information about setting of clock divider, see Chapter 14: External Bus Interface in FM4 Family Peripheral Manual Main Part (002-04856).


2: Generate MCLKOUT at setting more than four divisions when the AHB bus clock exceeds 100 MHz.





External Bus Signal I/O Characteristics

($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$)

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	V_{IH}	-	$0.8 \times V_{CC}$	V	
	V_{IL}		$0.2 \times V_{CC}$	V	
Signal output characteristics	V_{OH}		$0.8 \times V_{CC}$	V	
	V_{OL}		$0.2 \times V_{CC}$	V	






12.4.14 Quadrature Position/Revolution Counter Timing

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+105^{\circ}C$)

Parameter	Symbol	Conditions	Value		Unit
			Min	Max	
AIN pin H width	t_{AHL}	-	$2t_{CYCP}^*$	-	ns
AIN pin L width	t_{ALL}	-			
BIN pin H width	t_{BHL}	-			
BIN pin L width	t_{BLL}	-			
BIN rise time from AIN pin H level	t_{AUBU}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin H level	t_{BUAD}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin L level	t_{ADBD}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin L level	t_{BDAU}	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin H level	t_{BUAU}	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin H level	t_{AUBD}	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin L level	t_{BDAD}	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin L level	t_{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin H width	t_{ZHL}	QCR: CGSC = 0			
ZIN pin L width	t_{ZLL}	QCR: CGSC = 0			
AIN/BIN rise and fall time from determined ZIN level	t_{ZABE}	QCR: CGSC = 1			
Determined ZIN level from AIN/BIN rise and fall time	t_{ABEZ}	QCR: CGSC = 1			

*: t_{CYCP} indicates the APB bus clock cycle time except when in Stop mode, in Timer mode. For more information about the APB bus number to which the quadrature position/revolution counter is connected, see 8. Block Diagram in this data sheet.



12.5 12-bit A/D Converter

Electrical Characteristics for the A/D Converter

($V_{CC} = AV_{CC} = 2.7V$ to $5.5V$, $V_{SS} = AV_{SS} = AV_{RL} = 0V$)

Parameter	Symbol	Pin Name	Value			Unit	Remarks
			Min	Typ	Max		
Resolution	-	-	-	-	12	bit	
Integral nonlinearity	-	-	- 4.5	-	+ 4.5	LSB	AVRH = 2.7 V to 5.5 V
Differential nonlinearity	-	-	- 2.5	-	+ 2.5	LSB	
Zero transition voltage	V_{ZT}	ANxx	- 15	-	+ 15	mV	
Full-scale transition voltage	V_{FST}	ANxx	AVRH - 15 AVCC - 15	-	AVRH + 15 AVCC + 15	mV	
Conversion time	-	-	0.5 ^{*1}	-	-	μs	AVCC ≥ 4.5 V
Sampling time *2	t_s	-	0.15	-	10	μs	AVCC ≥ 4.5 V
			0.3	-			AVCC < 4.5 V
Compare clock cycle *3	t_{CCK}	-	25	-	1000	ns	AVCC ≥ 4.5 V
			50	-	1000		AVCC < 4.5 V
State transition time to operation permission	t_{STT}	-	-	-	1.0	μs	
Power supply current (analog + digital)	-	AVCC	-	0.69	0.92	mA	A/D 1 unit operation
			-	1.3	22	μA	When A/D stop
Reference power supply current (AVRH)	-	AVRH	-	1.1	1.97	mA	A/D 1 unit operation AVRH = 5.5 V
			-	0.3	6.3	μA	When A/D stop
Analog input capacity	C_{AIN}	-	-	-	12.05	pF	
Analog input resistance	R_{AIN}	-	-	-	1.2	kΩ	AVCC ≥ 4.5 V
					1.8		AVCC < 4.5 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AVSS	-	AVRH	V	
			AVSS	-	AVCC	V	
Reference voltage	-	AVRH	4.5	-	AVCC	V	Tcck < 50 ns
			2.7	-	AVCC		Tcck ≥ 50 ns
	-	AVRL	AVSS	-	AVSS	V	

1: The conversion time is the value of sampling time (t_s) + compare time (t_c).

The condition of the minimum conversion time is when the value of $T_s = 150$ ns and $T_c = 350$ ns ($AV_{CC} \geq 4.5V$). Ensure that it satisfies the value of sampling time (t_s) and compare clock cycle (t_{CCK}).

For setting of sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM4 Family Peripheral Manual Analog Macro Part (002-04860). The register setting of the A/D converter is reflected by the APB bus clock timing. For more information about the APB bus number to which the A/D converter is connected, see 8. Block Diagram in this data sheet.

The sampling clock and compare clock are set at base clock (HCLK).

2: A necessary sampling time changes by external impedance. Ensure that it sets the sampling time to satisfy (Equation 1).

3: The compare time (t_c) is the value of (Equation 2).

12.10.2 Recovery Cause: Reset

The time from reset release to the program operation start is shown.

Recovery Count Time

($V_{CC} = 2.7V$ to $5.5V$, $V_{SS} = 0V$)

Parameter	Symbol	Value		Unit	Remarks
		Typ	Max*		
Sleep mode	t_{RCNT}	155	266	μs	
High-speed CR Timer mode Main Timer mode PLL Timer mode		155	266	μs	
Low-speed CR Timer mode		315	567	μs	
Sub Timer mode		315	567	μs	
RTC mode Stop mode		315	567	μs	
Deep Standby RTC mode with RAM retention		336	667	μs	without RAM retention
Deep Standby Stop mode with RAM retention		336	667	μs	with RAM retention

*: The maximum value depends on the built-in CR accuracy.

Example of Standby Recovery Operation (when in INITX Recovery)

