

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p54l5beaar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	Block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Controller area network (FlexCAN)	Supports the standard CAN communications protocol
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Crossbar switch (XBAR)	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.
Cyclic redundancy checker (CRC) unit	Is dedicated to the computation of CRC off-loading the CPU. Each context has a separate CRC computation engine in order to allow the concurrent computation of the CRC of multiple data streams.
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Enhanced direct memory access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels
Enhanced timer (eTimer)	Provides enhanced programmable up/down modulo counting
Error correction status module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
External oscillator (XOSC)	Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs
Fault collection and control unit (FCCU)	Provides functional safety to the device
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexRay (FlexRay communication controller)	Provides high-speed distributed control for advanced automotive applications
Frequency-modulated phase- locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications

Table 4. SPC56xP54x/SPC56xP60x series block summary



The crossbar provides the following features:

- 6 master ports:
 - 2 e200z0 core complex Instruction ports
 - 2 e200z0 core complex Load/Store Data ports
 - eDMA
 - FlexRay
- 6 slave ports:
 - 2 Flash memory (code flash and data flash)
 - 2 SRAM (48 KB + 32 KB)
 - 2 PBRIDGE
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels support independent 8, 16 or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to postincrement or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, eTimer and CTU
- Programmable DMA Channel Multiplexer for assignment of any DMA source to any available DMA channel with up to 30 potential request sources
- eDMA abort operation through software

1.5.4 On-chip flash memory with ECC

The SPC56xP54x/SPC56xP60x provides up to 1024 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains a four-entry, 4x128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring 2 wait states.



- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Transmit features
 - Supports configuration of multiple mailboxes to form message queues of scalable depth
 - Arbitration scheme according to message ID or message buffer number
 - Internal arbitration to guarantee no inner or outer priority inversion
 - Transmit abort procedure and notification
- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a six-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO
 - Programmable clock source
 - System clock
 - Direct oscillator clock to avoid PLL jitter

1.5.19 Safety port (FlexCAN)

The SPC56xP54x/SPC56xP60x MCU has a second CAN controller synthesized to run at high bit rates to be used as a safety port. The CAN module of the safety port provides the following features:

- Identical to the FlexCAN module
- Bit rate as fast as 7.5 Mb at 60 MHz CPU clock using direct connection between CAN modules (no physical transceiver required)
- 32 Message buffers of 0 to 8 bytes data length
- Can be used as a third independent CAN module

1.5.20 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as Tx, Rx or RxFIFO
- Message buffer size configurable
- Message filtering for all message buffers based on FrameID, cycle count and message ID
- Programmable acceptance filters for RxFIFO message buffers



1.5.24 Analog-to-digital converter (ADC)

The ADC module provides the following features:

Analog part:

- 1 on-chip analog-to-digital converter
- 10-bit AD resolution
- 1 sample and hold unit per ADC
- Conversion time, including sampling time, less than 1 µs (at full precision)
- Typical sampling time is 150 ns min. (at full precision)
- Differential non-linearity error (DNL) ±1 LSB
- Integral non-linearity error (INL) ±1.5 LSB
- Total unadjusted error (TUE) <3 LSB
- Single-ended input signal range from 0 to 3.3 V / 5.0 V
- ADC and its reference can be supplied with a voltage independent from V_{DDIO}
- ADC supply can be equal or higher than V_{DDIO}
- ADC supply and the ADC reference are not independent from each other (they are internally bonded to the same pad)
- Sample times of 2 (default), 8, 64, or 128 ADC clock cycles

Digital part:

- 27 input channels (26 + 1 internally connected)
- 4 analog watchdogs to compare ADC results against predefined levels (low, high, range) before results are stored
- 2 operating modes: Normal mode and CTU control mode
- Normal mode features
 - Register-based interface with the CPU: control register, status register, 1 result register per channel
 - ADC state machine managing 3 request flows: regular command, hardware injected command, and software injected command
 - Selectable priority between software and hardware injected commands
 - DMA compatible interface
- CTU control mode features
 - Triggered mode only
 - 4 independent result queues (2 × 16 entries, 2 × 4 entries)
 - Result alignment circuitry (left justified; right justified)
 - 32-bit read mode allows to have channel ID on one of the 16-bit part
 - DMA compatible interfaces

1.5.25 Cross triggering unit (CTU)

The Cross Triggering Unit (CTU) allows automatic generation of ADC conversion requests on user selected conditions with minimized CPU load for dynamic configuration.



It implements the following features:

- Double buffered trigger generation unit with up to eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.26 Cyclic redundancy check (CRC)

- 3 contexts for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- 3 hard-wired polynomials (CRC-8 VDA CAN, CRC-32 Ethernet and CRC-16-CCITT)
- Support for byte/half-word/word width of the input data stream
- Support for expected and actual CRC comparison

1.5.27 Nexus development interface (NDI)

The NDI block provides real-time development support capabilities for the SPC56xP54x/SPC56xP60x Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information



	Supply		Pin		
Symbol	Description	LQFP 100	LQFP 144	LQFP 176 ⁽¹⁾	
V _{SS_LV_COR0}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR0}$ pin.	11	17	25	
V _{DD_LV_COR1}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{\rm SS_LV_COR1}$ pin.	65	93	117	
V _{SS_LV_COR1}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor				
V _{DD_LV_COR2}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR2}$ pin.	92	131	155	
V _{SS_LV_COR2}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR\ 2}$ pin.	93	132	156	
V _{DD_LV_COR3}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR3}$ pin.	25	36	44	
V _{SS_LV_COR3}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR~3}$ pin.	24	35	43	

Table	5	Supply	v nins	(continued)
Table	υ.	Suppi	y pilis	(continueu)

1. LQFP176 available only as development package.

2. See datasheet Voltage Regulator Electrical Characteristics section for more details.

2.2.2 System pins

Table 6 and *Table 7* contain information on pin functions for the SPC56xP54x/SPC56xP60x devices. The pins listed in *Table 6* are single-function pins. The pins shown in *Table 7* are multi-function pins, programmable via their respective Pad Configuration Register (PCR) values.

			Pad Speed ⁽¹⁾		Pin		
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100	LQFP 144	LQFP 176 ⁽²⁾
	Dedicated	d pins					
MDO0	Nexus Message Data Output—line 0	Output Only	Fa	st	_	9	17
MDO4	Nexus Message Data Output—line 4	Output Only	Fa	st	_	_	7

Table 6. System pins



Table 6. System pins (continued)										
			Pad Sp	beed ⁽¹⁾	Pin					
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100	LQFP 144	LQFP 176 ⁽²⁾			
MDO5	Nexus Message Data Output—line 5	Output Only	Fa	ist	_	_	8			
MDO6	Nexus Message Data Output—line 6	Output Only	Fa	Fast		_	9			
MDO7	Nexus Message Data Output—line 7	Output Only	Fa	ist	_	_	110			
MDO8	Nexus Message Data Output—line 8	Output Only	Fa	ist	_	_	111			
MDO9	Nexus Message Data Output—line 9	Output Only	Fa	ist	_	_	112			
MDO10	Nexus Message Data Output—line 10	Output Only	Fa	ist	_	_	166			
MDO11	Nexus Message Data Output—line 11	Output Only	Fa	ist	_	_	171			
RDY	Nexus ready output	Output Only	_	_	_	_	172			
NMI	Non-Maskable Interrupt	Input Only	_	_	1	1	1			
XTAL	Analog output of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode.	_	_	_	18	29	37			
EXTAL	Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	_	_		19	30	38			
TMS ⁽³⁾	JTAG state machine control	Input Only		_	59	87	105			
TCK ⁽³⁾	JTAG clock	Input Only	—	_	60	88	106			
TDI ⁽³⁾	JTAG data input	Input Only	—	—	58	86	104			
TDO ⁽³⁾	JTAG data output	Output Only	_	_	61	89	107			
	Reset	pin								
RESET ⁽⁴⁾	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirection al	Medium	_	20	31	39			
	Test p	in								
V _{PP TEST}	Pin for testing purpose only. To be tied to ground in normal operating mode.	—	_	_	74	107	131			
V _{REG_BYPASS}	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_		34	51	59			

Table 6. System pins (continued)

1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.



	Table 7. Pin muxing ⁽¹⁾ (continued)												
Port	PCR	Alternate		Peripheral	I/O	Pad s	peed ⁽⁶⁾		Pin				
pin	No.	function ^{(2),} (3)	Functions	(4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾			
		ALT0	GPIO[9]	SIUL	I/O								
					ALT1	CS1_2	DSPI_2	0					
A[9]	PCR[9]	ALT2	—	—	—	Slow	Slow	Slow	Medium	94	134	158	
		ALT3	—	—	—								
		—	SIN_4	DSPI_4									
		ALT0	GPIO[10]	SIUL	I/O								
		ALT1	CS0_2	DSPI_2	I/O								
A[10]	PCR[10]	ALT2	—	—	—	Slow	Medium	81	118	142			
		ALT3	—	—	—								
			EIRQ[9]	SIUL	Ι								
		ALT0	GPI0[11]	SIUL	I/O								
		ALT1	SCK_2	DSPI_2	I/O			n 82	120				
A[11]	PCR[11]	ALT2	—	—	—	Slow	Medium			144			
		ALT3	—	—	—								
		—	EIRQ[10]	SIUL	I								
		ALT0	GPIO[12]	SIUL	I/O								
		ALT1	SOUT_2	DSPI_2	0								
A[12]	PCR[12]	ALT2	_	_	—	Slow	Medium	83	122	146			
		ALT3	—	—	—								
		—	EIRQ[11]	SIUL	I								
		ALT0	GPIO[13]	SIUL	I/O								
		ALT1	CS4_1	DSPI_1	0								
A [4 0]	DODIAN	ALT2	_	_	—	0	Mar allowed		400	100			
A[13]	PCR[13]	ALT3	—	—	—	Slow	Medium	95	136	160			
		—	SIN_2	DSPI_2	I								
		—	EIRQ[12]	SIUL	I								
		ALT0	GPIO[14]	SIUL	I/O								
		ALT1	TXD	Safety Port	0								
A[14]	PCR[14]	ALT2	ETC[4]	eTimer_1	I/O	Slow	Medium	99	143	175			
		ALT3	CS5_1	DSPI_1	0								
		—	EIRQ[13]	SIUL	I								
		ALT0	GPIO[15]	SIUL	I/O								
		ALT1	CS6_1	DSPI_1	0								
A 1 4 53	ALT2 ETC[5] eTime	eTimer_1	I/O					470					
A[15]	PCR[15]	ALT3	_		—	Slow	Medium	n 100	144	176			
		—	RXD	Safety Port	I								
		—	EIRQ[14]	SIUL	I								

Table 7. Pin muxing⁽¹⁾ (continued)



			- ·			
Symbol		Parameter	Conditions	Min	Max ⁽²⁾	Unit
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I _{VDD_LV}	SR	Low voltage static current sink through V_{DD_LV}	_	_	155	mA
T _{STG}	SR	Storage temperature	—	-55	150	°C
TJ	SR	Junction temperature under bias	—	-40	150	°C

Table 9. Absolute maximum ratings⁽¹⁾ (continued)


 Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.

- 3. The difference between each couple of voltage supplies must be less than 300 mV, $|V_{DD_HV_IOy} V_{DD_HV_IOx}| < 300$ mV.
- 4. Guaranteed by device validation.
- 5. Minimum value of TV_{DD} must be guaranteed until V_{DD HV REG} reaches 2.6 V (maximum value of V_{PORH}).

Figure 5 shows the constraints of the different power supplies.

Figure 5. Power supplies constraints



The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard V_{DD_HV} supply. *Figure 6* shows the constraints of the ADC power supply.

DocID18340 Rev 6






Figure 7. Power supplies constraints^(f)

The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard V_{DD_HV} supply. *Figure 8* shows the constraints of the ADC power supply.



f. IO AC and DC characteristics are guaranteed only in the range 3.0 V–3.6 V when PAD3V5V is low, and in the range 4.5 V–5.5 V when PAD3V5V is high.

 $\mathsf{R}_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $\mathsf{R}_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

T_T= thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

3.5.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at jedec.org web site.

1. C.E. Triplett and B. Joiner, *An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module*, Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.

2. G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53-58, March 1998.

3. B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.



Symbol		Deromotor	Conditions ⁽¹⁾	Va	lue	l Init
Symbol		Parameter	Conditions	Min	Max	Unit
V _{PORH}	Т	Power-on reset threshold	—	1.5	2.7	V
V _{PORUP}	Ρ	Supply for functional POR module	T _A = 25°C	1.0		V
V _{REGLVDMOK_H}	Ρ	Regulator low voltage detector high threshold	—	_	2.95	V
V _{REGLVDMOK_L}	Ρ	Regulator low voltage detector low threshold	—	2.6	_	V
V _{FLLVDMOK_H}	OK_H P Flash memory low voltage detector high threshold		—	_	2.95	V
V _{FLLVDMOK_L}	Ρ	Flash memory low voltage detector low threshold	—	2.6	—	V
V _{IOLVDMOK_H}	Ρ	I/O low voltage detector high threshold	—	_	2.95	V
V _{IOLVDMOK_L}	Ρ	I/O low voltage detector low threshold	—	2.6		V
V _{IOLVDM5OK_H}	Ρ	I/O 5V low voltage detector high threshold	—	_	4.4	V
V _{IOLVDM50K_L}			—	3.8	_	V
V _{MLVDDOK_H}	Ρ	Digital supply low voltage detector high	—	—	1.15	V
V _{MLVDDOK_L}	Ρ	Digital supply low voltage detector low	—	1.08	—	V

Table 18. Low voltage monitor electrical characteristics

1. V_{DD} = 3.3V ± 10% / 5.0V ± 10%, T_A = -40 °C to T_{A MAX}, unless otherwise specified.

3.9 Power Up/Down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC56xP54x/SPC56xP60x implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- 1. A POWER_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER_ON (or POR) signal is active low.
 - Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER_ON is active.
 - A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER_OK is low the associated modules are set into a safe state.



Symbo	I	Parameter	Conditions	Min	Мах	Unit
1	Р	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	_	
I _{PU}	1	Equivalent puil-up current	$V_{IN} = V_{IH}$	_	-10	μA
	Р	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	_	
I _{PD}	Г	Equivalent puil-down current	$V_{IN} = V_{IH}$		130	μA
Ι _{ΙL}	Ρ	Input leakage current (all bidirectional ports)	T _A =40 to 125 °C	-1	1	μA
IIL	Ρ	Input leakage current (all ADC input-only ports)	T _A = -40 to 125 °C	-0.5	0.5	μA
C _{IN}	D	Input capacitance	—	_	10	pF
1	D	RESET, equivalent pull-up current	V _{IN} = V _{IL}	-130	_	
I _{PU}			$V_{IN} = V_{IH}$	—	-10	μA
1	D	RESET, equivalent pull-down	V _{IN} = V _{IL}	10	_	
I _{PD}		current	V _{IN} = V _{IH}	_	130	μA

Table 20. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V]=0) (continued)

1. "SR" parameter values must not exceed the absolute maximum ratings shown in *Table 9*.



Symbo	I	Parameter	Conditions	Min	Мах	Unit
	Р	Equivalent pull-down current	V _{IN} = V _{IL}	10	—	
I _{PD}	F		$V_{IN} = V_{IH}$	—	130	μA
I _{IL}	Р	Input leakage current (all bidirectional ports)	$T_A = -40$ to 125 °C	_	1	μA
I _{IL}	Р	Input leakage current (all ADC input-only ports)	$T_A = -40$ to 125 °C	_	0.5	μA
C _{IN}	D	Input capacitance	—	_	10	pF
1	D	RESET, equivalent pull-up current	$V_{IN} = V_{IL}$	–130	—	μA
I _{PU}			$V_{IN} = V_{IH}$	_	-10	μΛ
1	D	RESET, equivalent pull-down	$V_{IN} = V_{IL}$	10	_	μA
IPD		current	V _{IN} = V _{IH}		130	μΑ

Table 22. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)⁽¹⁾ (continued)

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Symbo		Parameter	Conditions ⁽¹⁾		Value	ļ	Unit
Symbo	/	raiameter	Conditions	Min	Тур	Max	Onit
TUE	Т	Total unadjusted error with current injection	16 precision channels	-3	_	3	LSB
TUE	т	Total unadjusted error with current injection	10 standard channels	-4	_	4	LSB

Table 32. ADC conversion characteristics (continued)

1. V_{DD} = 3.3 V to 3.6 V / 4.5 V to 5.5 V, T_A = -40 °C to $T_{A MAX}$, unless otherwise specified and analog input voltage from $V_{SS_HV_AD}$ to $V_{DD_HV_AD}$.

 V_{INAN} may exceed V_{SS, ADC} and V_{DD, ADC} limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

3. AD_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.

4. When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which precision is lost.

6. This parameter includes the sample time t_{ADC} s.

7. 20 MHz ADC clock. Specific prescaler is programmed on MC_PLL_CLK to provide 20 MHz clock to the ADC.

8. See Figure 16.

3.16 Flash memory electrical characteristics

					v			
Symbol		Parameter	Conditions	Min	Typ ⁽¹⁾	Initial max ⁽²⁾	Max ⁽³⁾	Unit
T _{wprogram}	Ρ	Word Program (32 bits) Time ⁽⁴⁾	Data Flash	—	30	70	500	μs
T _{dwprogram}	Ρ	Double Word (64 bits) Program Time ⁽⁴⁾	Code Flash	—	18	50	500	μs
T	Ρ	Bank Program (64 KB) ^{(4), (5)}	Data Flash	—	0.49	1.2	4.1	S
T _{BKPRG}	Ρ	Bank Program (1056 KB) ^{(4), (5)}	Code Flash	—	2.6	6.6	66	S
T _{MDPRG}	Ρ	Module Program (512 KB) ⁽⁴⁾	Code Flash	—	1.3	1.65	33	S
T _{16kpperase}	Ρ	16 KB Block Pre-program and Erase Time	Code Flash	_	200	500	5000	ms
			Data Flash		700	800		1115
T _{32kpperase}	Ρ	32 KB Block Pre-program and Erase Time	Code Flash	—	300	600	5000	ms
T _{64kpperase}	Ρ	64 KB Block Pre-program and Erase Time	Code Flash	—	400	900	5000	ms
T _{128kpperase}	Ρ	128 KB Block Pre-program and Erase Time	Code Flash	—	600	1300	5000	ms
t _{ESRT}	Ρ	Erase Suspend Request Rate ⁽⁶⁾	Code Flash	20				ms
			Data Flash	10				1113

Table 33. Program and erase specifications

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.




^{5.} During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t_{ADC S}. After the end of the sample time t_{ADC S}, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t_{ADC_S} depend on programming.

3.18.2 IEEE 1149.1 interface timing

	Table 50. JTAG pill AC electrical citatacteristics							
No.	Symbol		С	Parameter	Conditions	Min	Мах	Unit
1	t _{JCYC}	CC	D	TCK cycle time	—	100	—	ns
2	t _{JDC}	CC	D	TCK clock pulse width (measured at $V_{DD_HV_IOx}/2$)	—	40	60	ns
3	t _{TCKRISE}	CC	D	TCK rise and fall times (40% – 70%)	—	—	3	ns
4	t _{TMSS,} t _{TDIS}	СС	D	TMS, TDI data setup time	—	5	_	ns
5	t _{TMSH,} t _{TDIH}	CC	D	TMS, TDI data hold time	—	25	_	ns
6	t _{TDOV}	CC	D	TCK low to TDO data valid	—	—	40	ns
7	t _{TDOI}	СС	D	TCK low to TDO data invalid	—	0	_	ns
8	t _{TDOHZ}	CC	D	TCK low to TDO high impedance	—	40	_	ns
9	t _{BSDV}	CC	D	TCK falling edge to output valid	—	—	50	ns
10	t _{BSDVZ}	СС	D	TCK falling edge to output valid out of high impedance	—	—	50	ns
11	t _{BSDHZ}	CC	D	TCK falling edge to output high impedance	—		50	ns
12	t _{BSDST}	СС	D	Boundary scan input valid to TCK rising edge	—	50	_	ns
13	t _{BSDHT}	CC	D	TCK rising edge to boundary scan input invalid	—	50	_	ns

 Table 38. JTAG pin AC electrical characteristics

Figure 22. JTAG test clock input timing





				(0011000)				
No.	No. Symbol		Symbol C Parameter			Unit		
NO.	Symbo	01	C	Farameter	Min	Тур	Мах	Unit
6	t _{NTDIS}	CC	D	TDI data setup time	6	—	—	ns
0	t _{NTMSS}	СС	D	TMS data setup time	6	_	—	ns
7	t _{NTDIH}	СС	D	TDI data hold time	10	_		ns
<i>'</i>	t _{NTMSH}	СС	D	TMS data hold time	10	—		ns
8	t _{TDOV}	СС	D	TCK low to TDO data valid	_		35	ns
9	t _{TDOI}	СС	D	TCK low to TDO data invalid	6		—	ns

Table 39. Nexus debug port timing⁽¹⁾ (continued)

1. All values need to be confirmed during device validation.

2. Lower frequency is required to be fully compliant to standard.








Figure 26. Nexus event trigger and test clock timings







3.18.4 External interrupt timing (IRQ pin)


Table 40. External interrupt timing ⁽¹⁾	Table 40. Externa	al interrupt timing ⁽¹⁾
--	-------------------	------------------------------------

No.	Symb	ool	С	Parameter	Conditions	Min	Max	Unit
1	t _{IPWL}	СС	D	IRQ pulse width low	—	4	—	t _{CYC}
2	t _{IPWH}	СС	D	IRQ pulse width high	_	4	_	t _{CYC}
3	t _{ICYC}	СС	D	IRQ edge to edge time ⁽²⁾	_	4 + N ⁽³⁾	_	t _{CYC}

1. IRQ timing specified at f_{SYS} = 64 MHz and $V_{DD_HV_IOx}$ = 3.0 V to 5.5 V, T_A = T_L to T_H , and CL = 200pF with SRC = 0b00.

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N= ISR time to clear the flag.










Figure 32. DSPI classic SPI timing — slave, CPHA = 1





DocID18340 Rev 6



Querra ha ch		mm		inches ⁽¹⁾			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	—	—	1.600	—	—	0.0630	
A1	0.050	—	0.150	0.0020	—	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	—	0.200	0.0035	—	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.8740	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	_	17.500	_	_	0.6890	_	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	_	17.500	_	_	0.6890	_	
е	—	0.500	_	—	0.0197	_	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	—	1.000	—	—	0.0394	—	
k	0.0 °	3.5 °	7.0°	3.5 °	0.0 °	7.0 °	
ccc ⁽²⁾		0.080	•		0.0031	•	

Table 42. LQFP144 n	nechanical data
---------------------	-----------------

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Tolerance.

