

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc560p60l5cefay

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# List of tables

Table 1.	Device summary	. 2
Table 2.	SPC56xP54x/SPC56xP60x device comparison	. 8
Table 3.	SPC56xP54x/SPC56xP60x device configuration difference	10
Table 4.	SPC56xP54x/SPC56xP60x series block summary	12
Table 5.	Supply pins	29
Table 6.	System pins	31
Table 7.	Pin muxing	33
Table 8.	Parameter classifications	48
Table 9.	Absolute maximum ratings	49
Table 10.	Recommended operating conditions (5.0 V)	51
Table 11.	Recommended operating conditions (3.3 V)	52
Table 12.	Thermal characteristics for 144-pin LQFP	55
Table 13.	Thermal characteristics for 100-pin LQFP	56
Table 14.	EMI testing specifications	58
Table 15.	ESD ratings.	58
Table 16.	Approved NPN ballast components	59
Table 17.	Voltage regulator electrical characteristics	60
Table 18.	Low voltage monitor electrical characteristics.	61
Table 19.	PAD3V5V field description	63
Table 20.	DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V]=0)	64
Table 21.	Supply current (5.0 V, NVUSRO[PAD3V5V]=0)	66
Table 22.	DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)	67
Table 23.	Supply current (3.3 V, NVUSRO[PAD3V5V]=1)	69
Table 24.	Peripherals supply current (5 V and 3.3 V).	70
Table 25.	I/O supply segment.	71
Table 26.	I/O consumption	71
Table 27.	Main oscillator electrical characteristics (5.0 V, NVUSRO[PAD3V5V]=0)	72
Table 28.	Main oscillator electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)	72
Table 29.	Input clock characteristics	73
Table 30.	PLLMRFM electrical specifications (V <sub>DDPL1</sub> = 1.08 V to 1.32 V, V <sub>SS</sub> = V <sub>SSPL1</sub> = 0 V, TA = 7	ΓL
	to TH)	73
Table 31.	16 MHz RC oscillator electrical characteristics	74
Table 32.	ADC conversion characteristics	80
Table 33.	Program and erase specifications	81
Table 34.	Flash memory module life	82
Table 35.	Flash read access timing	82
Table 36.	Output pin transition times	83
Table 37.	RESET electrical characteristics	85
Table 38.	JTAG pin AC electrical characteristics	86
Table 39.	Nexus debug port timing	88
Table 40.	External interrupt timing	90
Table 41.	DSPI timing	91
Table 42.	LQFP144 mechanical data	98
Table 43.	LQFP100 mechanical data	99
Table 44.	Document revision history 1	102



# List of figures

Figure 1.	SPC56xP54x/SPC56xP60x block diagram.	. 11
Figure 2.	LQFP176 pinout (top view)	. 27
Figure 3.	LQFP144 pinout (top view)	. 28
Figure 4.	LQFP100 pinout (top view)	. 29
Figure 5.	Power supplies constraints	. 50
Figure 6.	Independent ADC supply	. 51
Figure 7.	Power supplies constraints	. 54
Figure 8.	Independent ADC supply	. 55
Figure 9.	Voltage regulator configuration	. 59
Figure 10.	Power-up typical sequence.	. 62
Figure 11.	Power-down typical sequence	. 62
Figure 12.	Brown-out typical sequence	. 63
Figure 13.	I/O input DC electrical characteristics definition	. 64
Figure 14.	I/O input DC electrical characteristics definition	. 67
Figure 15.	ADC characteristics and error definitions	. 75
Figure 16.	Input equivalent circuit (precise channels)	. 76
Figure 17.	Input equivalent circuit (extended channels)	. 77
Figure 18.	Transient behavior during sampling phase	. 77
Figure 19.	Spectral representation of input signal	. 79
Figure 20.	Start-up reset requirements	. 84
Figure 21.	Noise filtering on reset signal	. 84
Figure 22.	JTAG test clock input timing	. 86
Figure 23.	JTAG test access port timing	. 87
Figure 24.	JTAG boundary scan timing	. 88
Figure 25.	Nexus output timing	. 89
Figure 26.	Nexus event trigger and test clock timings	. 89
Figure 27.	Nexus TDI, TMS, TDO timing	. 90
Figure 28.	External interrupt timing	. 91
Figure 29.	DSPI classic SPI timing — master, CPHA = 0	. 92
Figure 30.	DSPI classic SPI timing — master, CPHA = 1	. 93
Figure 31.	DSPI classic SPI timing — slave, CPHA = 0	. 93
Figure 32.	DSPI classic SPI timing — slave, CPHA = 1	. 94
Figure 33.	DSPI modified transfer format timing — master, CPHA = 0	. 94
Figure 34.	DSPI modified transfer format timing — master, CPHA = 1	. 95
Figure 35.	DSPI modified transfer format timing — slave, CPHA = 0	. 95
Figure 36.	DSPI modified transfer format timing — slave, CPHA = 1	. 96
Figure 37.	DSPI PCS strobe (PCSS) timing	. 96
Figure 38.	LQFP144 package mechanical drawing	. 97
Figure 39.	LQFP100 package mechanical drawing	. 99
Figure 40.	Ordering information scheme	101



# 1 Introduction

### 1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC56xP54x/SPC56xP60x series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

# 1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications specifically the airbag application.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

## 1.3 Device comparison

*Table 2* provides a summary of different members of the SPC56xP54x/SPC56xP60x family and their features—relative to Full-featured version—to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

Feature	SPC560P54	SPC560P60	SPC56AP54	SPC56AP60		
Code Flash memory (with ECC)	768 KB	768 KB 1 MB 768 KB				
Data Flash / EE (with ECC)		64 KB				
SRAM (with ECC)	64 KB	80 KB	64 KB	80 KB		
Processor core	32-bit e	200z0h	32-bit Dual e200z0h			
Instruction set	VLE					
CPU performance		0-64	MHz			
FMPLL (frequency-modulated phase- locked loop) modules	1					
INTC (interrupt controller) channels	148					
PIT (periodic interrupt timer)		1 (includes fou	r 32-bit timers)			

Table 2. SPC56xP54x/SPC56xP60x device comparison



	Feature	SPC560P54	SPC560P60	SPC56AP54	SPC56AP60		
Enhanced DM access) chan	MA (direct memory nels	16					
FlexRay		Yes (64 message buffer)					
FlexCAN (cor	ntroller area network)		3 <sup>(1)</sup>	),(2)			
Safety port			Yes (via third FI	exCAN module)			
FCCU (fault of	collection and control unit)		Ye	s <sup>(3)</sup>			
CTU (cross tr	riggering unit)		Ye	es			
eTimer chanr	nels		2 >	< 6			
FlexPWM (pu channels	Ilse-width modulation)		N	lo			
Analog-to-dig	ital converters (ADC)	One (10-bit, 27-channel) <sup>(4)</sup>					
LINFlex mode	ules	2	(1 × Master/Slave	, 1 × Master only) <sup>(!</sup>	5)		
DSPI (deseria interface) mo	al serial peripheral dules	5 <sup>(6)</sup>					
CRC (cyclic r	edundancy check) units	2 <sup>(7)</sup>					
JTAG interfac	ce	Yes					
Nexus port co	ontroller (NPC)		Yes (Lev	/el 2+) <sup>(8)</sup>			
	Digital power supply <sup>(9)</sup>	3.3 V	or 5 V single suppl	y with external trar	isistor		
Supply	Analog power supply	3.3 V or 5 V					
Supply	Internal RC oscillator		16 1	MHz			
	External crystal oscillator		4–40	MHz			
Packages		LQFP100 LQFP10 LQFP144 LQFP176 <sup>0</sup>					
Temperature	Standard ambient temperature	–40 to 125 °C					

Table 2. SPC56xP54x/SPC56xP60x device comparison (continued)

1. Each FlexCAN module has 32 message buffers.

2. One FlexCAN module can act as a Safety Port with a bit rate as high as 7.5 Mbit/s.

3. Enhanced FCCU version.

4. Same amount of ADC channels as on SPC560P44/50 not considering the internally connected ones. 26 channels on LQFP144 and 16 channels on LQFP100.

- 5. LinFlex\_1 is Master Only.
- 6. Increased number of CS for DSPI\_1.
- 7. Upgraded specification with addition of 8-bits polynomial (CRC-8 VDA CAN) support and 3rd context.
- 8. Improved debugging capability with data trace capability and increased Nexus throughput available on emulation package.
- 9. 3.3 V range and 5 V range correspond to different orderable parts.
- 10. Software development package only. Not available for production.



The crossbar provides the following features:

- 6 master ports:
  - 2 e200z0 core complex Instruction ports
  - 2 e200z0 core complex Load/Store Data ports
  - eDMA
  - FlexRay
- 6 slave ports:
  - 2 Flash memory (code flash and data flash)
  - 2 SRAM (48 KB + 32 KB)
  - 2 PBRIDGE
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

### 1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels support independent 8, 16 or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to postincrement or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, eTimer and CTU
- Programmable DMA Channel Multiplexer for assignment of any DMA source to any available DMA channel with up to 30 potential request sources
- eDMA abort operation through software

### 1.5.4 On-chip flash memory with ECC

The SPC56xP54x/SPC56xP60x provides up to 1024 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains a four-entry, 4x128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring 2 wait states.



- Watchpoint triggering, watchpoint triggers program tracing
- DDR
- Auxiliary Output Port
  - 4 MDO (Message Data Out) pins
  - MCKO (Message Clock Out) pin
  - 2 MSEO (Message Start/End Out) pins
  - EVTO (Event Out) pin
- Auxiliary Input Port
  - EVTI (Event In) pin<sup>(a)</sup>

### 1.5.28 IEEE 1149.1 (JTAG) controller

The JTAG controller (JTAGC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAGC block is communicated in serial format. The JTAGC block is compliant with the IEEE standard.

The JTAG controller provides the following features:

- IEEE Test Access Port (TAP) interface with four pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAGC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
  - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
  - ACCESS\_AUX\_TAP\_NPC, ACCESS\_AUX\_TAP\_CORE0, ACCESS\_AUX\_TAP\_CORE1, ACCESS\_AUX\_TAP\_NASPS\_0, ACCESS\_AUX\_TAP\_NASPS\_1
- Three test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

### 1.5.29 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN transistor
- Regulates external 3.3 V to 5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

a. At least one TCK clock is necessary for the EVTI signal to be recognized by the MCU.

			Pad Sp	beed <sup>(1)</sup>	Pin					
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100	LQFP 144	LQFP 176 <sup>(2)</sup>			
MDO5	Nexus Message Data Output—line 5	Output Only	Fa	ist	_	_	8			
MDO6	Nexus Message Data Output—line 6	Output Only	Fa	ist	_	_	9			
MDO7	Nexus Message Data Output—line 7	Output Only	Fa	ist	_		110			
MDO8	Nexus Message Data Output—line 8	Output Only	Fa	ist	_	_	111			
MDO9	Nexus Message Data Output—line 9	Output Only	Fa	ist	_	_	112			
MDO10	Nexus Message Data Output—line 10	Output Only	Fa	ist	_	_	166			
MDO11	Nexus Message Data Output—line 11	Output Only	Fa	ist	_	_	171			
RDY	Nexus ready output	Output Only	utput			_	172			
NMI	Non-Maskable Interrupt	Input Only — —		1	1	1				
XTAL	Analog output of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode.	_	_	_	18	29	37			
EXTAL	Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	_	_	_	19	30	38			
TMS <sup>(3)</sup>	JTAG state machine control	Input Only	_	_	59	87	105			
TCK <sup>(3)</sup>	JTAG clock	Input Only	_	_	60	88	106			
TDI <sup>(3)</sup>	JTAG data input	Input Only		_	58	86	104			
TDO <sup>(3)</sup>	JTAG data output	Output Only	_	_	61	89	107			
	Reset pin									
RESET <sup>(4)</sup>	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirection al	Medium	_	20	31	39			
	Test p	vin								
V <sub>PP TEST</sub>	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	74	107	131			
V <sub>REG_BYPASS</sub>	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_	_	34	51	59			

### Table 6. System pins (continued)

1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.



	Table 7. Pin muxing(** (continued)									
Dort	DCD	Alternate		Dorinhoral	I/O	Pad s	peed <sup>(6)</sup>		Pin	
pin	No.	function <sup>(2),</sup> (3)	Functions	(4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
		ALT0	GPIO[25]	SIUL						
		ALT1	_	—						
B[9]	PCR[25]	ALT2	—	—	Input Only		—	35	52	60
		ALT3	—	—						
		—	AN[11]	ADC_0						
		ALT0	GPIO[26]	SIUL						
		ALT1	—	—						
B[10]	PCR[26]	ALT2	—	—	Input Only		—	36	53	61
		ALT3	—	—						
			AN[12]	ADC_0						
		ALT0	GPIO[27]	SIUL						
		ALT1	—	—						
B[11]	PCR[27]	ALT2	—	—	Input Only		—	37	54	62
		ALT3	—	—						
			AN[13]	ADC_0						
		ALT0	GPIO[28]	SIUL						
		ALT1	—	—						
B[12]	PCR[28]	ALT2	—	—	Input Only		—	38	55	63
		ALT3	—	—						
			AN[14]	ADC_0						
		ALT0	GPIO[29]	SIUL						
		ALT1	—	—						
B[13]	PCR[29]	ALT2	—	—	Input Only		_	42	60	68
-[]	[=0]	ALT3	—	_						
		—	AN[16]	ADC_0						
		_	RXD	LINFIEX_1						
		ALT0	GPIO[30]	SIUL						
		ALI1	—	—						
	DODIOOI	ALT2	—	_	land Only				64	70
B[14]	PCR[30]	ALI 3	 A NI[17]		Input Only		_	44	64	76
		_		ADC_0						
			GPIO[31]	SIUL						
										70
B[15]	PCR[31]	ALT3		_	Input Only	—	_	43	62	
			AN[18]	ADC 0						
		_	EIRQ[20]	SIUL						

 Table 7. Pin muxing<sup>(1)</sup> (continued)



		Alternate			I/O	Pad s	speed <sup>(6)</sup>		Pin	
Port pin	PCR No.	function <sup>(2),</sup> (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
C[15]	PCR[47]	ALT0 ALT1 ALT2 ALT3 —	GPIO[47] CA_TR_EN ETC[0] — EXT_IN	SIUL FlexRay_0 eTimer_1  CTU_0	I/O O I/O _ I	Slow	Symmetric	85	124	148
		1		Po	ort D	I			I	
D[0]	PCR[48]	ALT0 ALT1 ALT2 ALT3	GPIO[48] CA_TX ETC[1] —	SIUL FlexRay_0 eTimer_1 —	I/O O I/O —	Slow	Symmetric	86	125	149
D[1]	PCR[49]	ALT0 ALT1 ALT2 ALT3 —	GPIO[49] CS4_1 ETC[2] EXT_TRG CA_RX	SIUL DSPI_1 eTimer_1 CTU_0 FlexRay_0	I/O O I/O O I	Slow	Medium	3	3	3
D[2]	PCR[50]	ALTO ALT1 ALT2 ALT3 —	GPIO[50] CS5_1 ETC[3] — CB_RX	SIUL DSPI_1 eTimer_1 — FlexRay_0	I/O O I/O — I	Slow	Medium	97	140	168
D[3]	PCR[51]	ALTO ALT1 ALT2 ALT3	GPIO[51] CB_TX ETC[4] —	SIUL FlexRay_0 eTimer_1 —	I/O O I/O —	Slow	Symmetric	89	128	152
D[4]	PCR[52]	ALT0 ALT1 ALT2 ALT3	GPIO[52] CB_TR_EN ETC[5] —	SIUL FlexRay_0 eTimer_1 —	I/O O I/O —	Slow	Symmetric	90	129	153
D[5]	PCR[53]	ALT0 ALT1 ALT2 ALT3	GPIO[53] CS3_0  SOUT_3	SIUL DSPI_0 — DSPI_3	I/O O — O	Slow	Medium	22	33	41
D[6]	PCR[54]	ALTO ALT1 ALT2 ALT3	GPIO[54] CS2_0 SCK_3 SOUT_4	SIUL DSPI_0 DSPI_3 DSPI_4	I/O O I/O O	Slow	Medium	23	34	42

 Table 7. Pin muxing<sup>(1)</sup> (continued)



	<b>D</b> 0D	Alternate			I/O	Pad s	peed <sup>(6)</sup>		Pin	
pin	PCR No.	function <sup>(2),</sup> (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
				Po	ort E					
		ALT0	GPIO[64]	SIUL						
		ALT1	—	—						
E[0]	PCR[64]	ALT2	—	—	Input Only	—	—	46	68	80
		ALT3	—	—						
		—	AN[21]	ADC_0						
		ALT0	GPIO[65]	SIUL						
		ALT1	—	—						
E[1]	PCR[65]	ALT2	—	—	Input Only	—	—	27	39	47
		ALT3	—	—						
		—	AN[4]	ADC_0						
		ALT0	GPIO[66]	SIUL						
		ALT1	—	—						
E[2]	PCR[66]	ALT2	—	—	Input Only	—	—	32	49	57
		ALT3	—	—						
		—	AN[5]	ADC_0						
		ALT0	GPIO[67]	SIUL						
		ALT1	—	—						
E[3]	PCR[67]	ALT2	—	—	Input Only	—	—	—	40	48
		ALT3	—	_						
		—	AN[6]	ADC_0						
		ALT0	GPIO[68]	SIUL						
		ALT1	—	—						
E[4]	PCR[68]	ALT2	—	—	Input Only	—	—	—	42	50
		ALT3	—	_						
		—	AN[7]	ADC_0						
		ALT0	GPIO[69]	SIUL						
		ALT1	—	—						
E[5]	PCR[69]	ALT2	—	—	Input Only	—	—	-	44	52
		ALT3	—	—						
		—	AN[8]	ADC_0						
		ALT0	GPIO[70]	SIUL						
		ALT1	—	—						
E[6]	PCR[70]	ALT2	—	-	Input Only	—	—	-	46	54
		ALT3		-						
		-	AN[9]	ADC_0						

 Table 7. Pin muxing<sup>(1)</sup> (continued)



 $\mathsf{R}_{\theta JC}$  is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance,  $\mathsf{R}_{\theta CA}$ . For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3  $T_J = T_T + (\Psi_{JT} \times P_D)$ 

where:

T<sub>T</sub>= thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$ = thermal characterization parameter (°C/W)

 $P_D$ = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

### 3.5.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at jedec.org web site.

1. C.E. Triplett and B. Joiner, *An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module*, Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.

2. G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53-58, March 1998.

3. B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.



Symbol		6	Devemeter	Conditiono		llnit							
Symbol		C	Parameter	Conditions	Min	Тур	Max	Jint					
V <sub>DD_LV_REGCOR</sub>	сс	Ρ	Output voltage under maximum load run supply current configuration		1.15	_	1.32	V					
C <sub>DEC1</sub> SR		_	External decoupling/stability ceramic capacitor	BJT from <i>Table 16</i> . 3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 µF	19.5	30	_	μF					
				BJT BC817, one capacitance of 22 $\mu$ F	14.3	22		μF					
	CD.	SD SD	90	SD.	SD	SR		Resulting ESR of all three capacitors of C <sub>DEC1</sub>	BJT from <i>Table 16</i> . 3x10 μF. Absolute maximum value between 100 kHz and 10 MHz		_	50	mΩ
R <sub>REG</sub> SR -		SR —				Resulting ESR of the unique capacitor C <sub>DEC1</sub>	BJT BC817, 1x 22 μF. Absolute maximum value between 100 kHz and 10 MHz	10	_	40	mΩ		
C <sub>DEC2</sub>	SR	_	External decoupling/stability ceramic capacitor	4 capacitances (i.e. X7R or X8R capacitors) with nominal value of 440 nF	1200	1760	_	nF					
C <sub>DEC3</sub>	SR	_	External decoupling/stability ceramic capacitor on V <sub>DD_HV_REG</sub>	3 capacitances (i.e. X7R or X8R capacitors) with nominal value of 10 $\mu$ F; C <sub>DEC3</sub> has to be equal or greater than C <sub>DEC1</sub>	19.5	30	_	μF					
L <sub>Reg</sub>	SR	_	Resulting ESL of $V_{DD_HV_REG}$ BCTRL and $V_{DD_LV_CORx}$ pins	_	_	_	15	nH					

Table 17. Voltage regulator electrical characteristics

### 3.8.2 Voltage monitor electrical characteristics

The device implements a Power On Reset module to ensure correct power-up initialization, as well as three low voltage detectors to monitor the  $V_{DD}$  and the  $V_{DD_{LV}}$  voltage while device is supplied:

- POR monitors  $V_{\text{DD}}$  during the power-up phase to ensure device is maintained in a safe reset state
- LVDHV3 monitors V<sub>DD</sub> to ensure device reset below minimum functional supply
- LVDHV5 monitors  $V_{DD}$  when application uses device in the 5.0V ± 10% range
- LVDLVCOR monitors low voltage digital power domain



### **Electrical characteristics**

- 2. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.
- Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f<sub>LOR</sub> window.
- 4. f<sub>VCO</sub> self clock range is 20–150 MHz. f<sub>SCM</sub> represents f<sub>SYS</sub> after PLL output divider (ERFD) of 2 through 16 in enhanced mode.
- 5. This value is determined by the crystal manufacturer and board design.
- 6. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>SYS</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V<sub>DDPLL</sub> and V<sub>SSPLL</sub> and variation in crystal oscillator frequency increase the C<sub>JITTER</sub> percentage for a given interval.
- 7. Proper PC board layout procedures must be followed to achieve specifications.
- 8. Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of  $C_{\text{JITTER}}$  and either  $f_{\text{CS}}$  or  $f_{\text{DS}}$  (depending on whether center spread or down spread modulation is enabled).
- 9. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.
- 10. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.
- 11. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
- 12. This value is true when operating at frequencies above 60 MHz, otherwise f<sub>CS</sub> is 2% (above 64 MHz).
- 13. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

# 3.14 **16 MHz RC oscillator electrical characteristics**

Symbol		Parameter	Parameter Conditions				Unit
f <sub>RC</sub>	Ρ	RC oscillator frequency	T <sub>A</sub> = 25 °C	—	16	—	MHz
$\Delta_{ m RCMVAR}$	Ρ	Fast internal RC oscillator variation over temperature and supply with respect to $f_{RC}$ at TA = 25 °C in high-frequency configuration	—	-6	_	6	%
$\Delta_{\mathrm{RCMTRIM}}$	Т	Post Trim Accuracy: The variation of the PTF <sup>(1)</sup> from the 16 MHz	T <sub>A</sub> = 25 °C	-1	_	1	%
$\Delta_{RCMSTEP}$	Т	Fast internal RC oscillator trimming step	T <sub>A</sub> = 25 °C	_	1.6	_	%

 Table 31. 16 MHz RC oscillator electrical characteristics

1. PTF = Post Trimming Frequency: The frequency of the output clock after trimming at typical supply voltage and temperature

# 3.15 Analog-to-Digital converter (ADC) electrical characteristics

The device provides a 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.



# 3.15.2 ADC conversion characteristics

Table 32. AD	conversion	characteristics
--------------	------------	-----------------

Symbol		Deveneeter	Conditions(1)	Value			11
		Parameter	Conditions	Min	Тур	Мах	Unit
V <sub>INAN</sub>	SR	Analog input voltage <sup>(2)</sup>	_	$\begin{array}{c} V_{SS\_HV\_AD} \\ -0.3 \end{array}$	_	V <sub>SS_HV_AD</sub> + 0.3	V
f <sub>CK</sub>	SR	ADC Clock frequency (depends on ADC configuration) (The duty cycle depends on AD_clk <sup>(3)</sup> frequency)	_	3 <sup>(4)</sup>	_	60	MHz
f <sub>s</sub>	SR	Sampling frequency	—	—		1.53	MHz
t		Sample time <sup>(5)</sup>	f <sub>ADC</sub> = 20 MHz, INPSAMP = 3	125	_	_	ns
t <sub>ADC_S</sub> D		Sample time	f <sub>ADC</sub> = 9 MHz, INPSAMP = 255	_		28.2	μs
t <sub>ADC_C</sub>	Р	Conversion time <sup>(6)</sup>	$f_{ADC} = 20 \text{ MHz}^{(7)},$ INPCMP = 1	0.650	_	_	μs
C <sub>S</sub> <sup>(8)</sup>	D	ADC input sampling capacitance	_	_	_	2.5	pF
C <sub>P1</sub> <sup>(8)</sup>	D	ADC input pin capacitance 1	—			3	pF
C <sub>P2</sub> <sup>(8)</sup>	D	ADC input pin capacitance 2	—			1	pF
C <sub>P3</sub> <sup>(8)</sup>	D	ADC input pin capacitance 3	—		_	1	pF
P(8)		Internal resistance of analog	V <sub>DD_HV_AD</sub> = 5 V ±10%	_		0.6	kΩ
K <sub>SW1</sub> (*)	U	source	V <sub>DD_HV_AD</sub> = 3.3 V ±10%	—	_	3	kΩ
D (8)		Internal resistance of analog	V <sub>DD_HV_AD</sub> = 5 V ±10%	—	_	2.15	kΩ
rsw2`´		source	V <sub>DD_HV_AD</sub> = 3.3 V ±10%	—	—	3.6	kΩ
R <sub>AD</sub> <sup>(8)</sup>	D	Internal resistance of analog source	_	—	_	2	kΩ
I <sub>INJ</sub>	т	Input current injection	Current injection on one ADC input, different from the converted one. Remains within TUE spec.	-5	_	5	mA
INL	Ρ	Integral Non Linearity	No overload	_	±1.5		LSB
DNL	Р	Differential Non Linearity	No overload	-1.0	_	1.0	LSB
OFS	Т	Offset error	_		±1		LSB
GNE	Т	Gain error		—	±1	_	LSB
TUE	Р	Total unadjusted error without current injection	16 precision channels	-2.5	_	2.5	LSB



Symbol		Paramotor	Conditions <sup>(1)</sup>	Value			Unit
Symbo	/	Falameter	Conditions	Min	Тур	Мах	Unit
TUE	Т	Total unadjusted error with current injection	16 precision channels	-3	_	3	LSB
TUE	т	Total unadjusted error with current injection	10 standard channels	-4	_	4	LSB

Table 32. ADC conversion characteristics (continued)

1.  $V_{DD}$  = 3.3 V to 3.6 V / 4.5 V to 5.5 V,  $T_A$  = -40 °C to  $T_{A MAX}$ , unless otherwise specified and analog input voltage from  $V_{SS_HV_AD}$  to  $V_{DD_HV_AD}$ .

 V<sub>INAN</sub> may exceed V<sub>SS, ADC</sub> and V<sub>DD, ADC</sub> limits, remaining on absolute maximum ratings, but the results of the conversion will be clamped respectively to 0x000 or 0x3FF.

3. AD\_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.

4. When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which precision is lost.

6. This parameter includes the sample time  $t_{ADC}$  s.

7. 20 MHz ADC clock. Specific prescaler is programmed on MC\_PLL\_CLK to provide 20 MHz clock to the ADC.

8. See Figure 16.

# 3.16 Flash memory electrical characteristics

Symbol				Value				
		Parameter Conditions Min Typ <sup>(1)</sup> Initial max <sup>(2)</sup> M				Max <sup>(3)</sup>	Unit	
T <sub>wprogram</sub>	Ρ	Word Program (32 bits) Time <sup>(4)</sup>	Data Flash	—	30	70	500	μs
T <sub>dwprogram</sub>	Ρ	Double Word (64 bits) Program Time <sup>(4)</sup>	Code Flash		18	50	500	μs
т Р		Bank Program (64 KB) <sup>(4), (5)</sup>	Data Flash		0.49	1.2	4.1	S
' BKPRG	Ρ	Bank Program (1056 KB) <sup>(4), (5)</sup>	Code Flash		2.6	6.6	66	S
T <sub>MDPRG</sub>	Ρ	Module Program (512 KB) <sup>(4)</sup>	Code Flash	_	1.3	1.65	33	S
T <sub>16kpperase</sub>	Р	16 KB Block Pre-program and Erase Time	Code Flash		200	500	5000	me
			Data Flash		700	800		1113
T <sub>32kpperase</sub>	Ρ	32 KB Block Pre-program and Erase Time	Code Flash	_	300	600	5000	ms
T <sub>64kpperase</sub>	Ρ	64 KB Block Pre-program and Erase Time	Code Flash		400	900	5000	ms
T <sub>128kpperase</sub>	Ρ	128 KB Block Pre-program and Erase Time	Code Flash	_	600	1300	5000	ms
t <sub>ESRT</sub>	Р	Frase Suspend Request Rate <sup>(6)</sup>	Code Flash	20			_	ms
			Data Flash	10				1113

#### Table 33. Program and erase specifications

1. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

2. Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.



<sup>5.</sup> During the sample time the input capacitance CS can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within t<sub>ADC S</sub>. After the end of the sample time t<sub>ADC S</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock t<sub>ADC\_S</sub> depend on programming.

# 3.18.2 IEEE 1149.1 interface timing

No.	Symbol C Pa		С	Parameter	Conditions	Min	Мах	Unit	
1	t <sub>JCYC</sub>	CC	D	TCK cycle time	—	100	—	ns	
2	t <sub>JDC</sub>	CC	D	TCK clock pulse width (measured at $V_{DD_HV_HOX}/2$ )	_	40	60	ns	
3	t <sub>TCKRISE</sub>	CC	D	TCK rise and fall times (40% – 70%)	_	_	3	ns	
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	СС	D	TMS, TDI data setup time	—	5	_	ns	
5	t <sub>TMSH,</sub> t <sub>TDIH</sub>	CC	D	TMS, TDI data hold time	_	25	_	ns	
6	t <sub>TDOV</sub>	CC	D	TCK low to TDO data valid	_	_	40	ns	
7	t <sub>TDOI</sub>	СС	D	TCK low to TDO data invalid	—	0	_	ns	
8	t <sub>TDOHZ</sub>	CC	D	TCK low to TDO high impedance	_	40	_	ns	
9	t <sub>BSDV</sub>	CC	D	TCK falling edge to output valid	—	_	50	ns	
10	t <sub>BSDVZ</sub>	СС	D	TCK falling edge to output valid out of high impedance	—	_	50	ns	
11	t <sub>BSDHZ</sub>	CC	D	TCK falling edge to output high impedance	_	_	50	ns	
12	t <sub>BSDST</sub>	CC	D	Boundary scan input valid to TCK rising edge	_	50		ns	
13	t <sub>BSDHT</sub>	CC	D	TCK rising edge to boundary scan input invalid	—	50	_	ns	

 Table 38. JTAG pin AC electrical characteristics

### Figure 22. JTAG test clock input timing





# 4 Package characteristics

# 4.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

# 4.2 Package mechanical data

### 4.2.1 LQFP144 mechanical outline drawing







DocID18340 Rev 6

Symbol		mm		inches <sup>(1)</sup>			
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	—	—	1.600	—	—	0.0630	
A1	0.050	—	0.150	0.0020	_	0.0059	
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
с	0.090	—	0.200	0.0035	_	0.0079	
D	21.800	22.000	22.200	0.8583	0.8661	0.8740	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	—	17.500	_	—	0.6890	_	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	—	17.500	_	—	0.6890	_	
е	—	0.500	_	—	0.0197		
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	—	1.000	—	—	0.0394	—	
k	0.0 °	3.5 °	7.0°	3.5 °	0.0 °	7.0 °	
ccc <sup>(2)</sup>		0.080		0.0031			

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Tolerance.



# 4.2.2 LQFP100 mechanical outline drawing



### Figure 39. LQFP100 package mechanical drawing

	Table	43.	LQFP	100	mechanical	data
--	-------	-----	------	-----	------------	------

Symbol		mm			inches <sup>(1)</sup>	
Symbol	Min	Тур	Мах	Min	Тур	Max
А	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



DocID18340 Rev 6

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved



DocID18340 Rev 6