



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |                                                                          |
|----------------------------|--------------------------------------------------------------------------|
|                            | Ambina                                                                   |
| Product Status             | Active                                                                   |
| Core Processor             | e200z0h                                                                  |
| Core Size                  | 32-Bit Single-Core                                                       |
| Speed                      | 64MHz                                                                    |
| Connectivity               | CANbus, LINbus, SPI, UART/USART                                          |
| Peripherals                | DMA, POR, PWM, WDT                                                       |
| Number of I/O              | 80                                                                       |
| Program Memory Size        | 768KB (768K x 8)                                                         |
| Program Memory Type        | FLASH                                                                    |
| EEPROM Size                | 64K x 8                                                                  |
| RAM Size                   | 64K x 8                                                                  |
| Voltage - Supply (Vcc/Vdd) | 4.5V ~ 5.5V                                                              |
| Data Converters            | A/D 26x10b                                                               |
| Oscillator Type            | Internal                                                                 |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                       |
| Mounting Type              | Surface Mount                                                            |
| Package / Case             | 144-LQFP                                                                 |
| Supplier Device Package    | 144-LQFP (20x20)                                                         |
| Purchase URL               | https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap54l5befay |

#### 1 Introduction

#### 1.1 Document overview

This document provides electrical specifications, pin assignments, and package diagrams for the SPC56xP54x/SPC56xP60x series of microcontroller units (MCUs). It also describes the device features and highlights important electrical and physical characteristics. For functional characteristics, refer to the device reference manual.

### 1.2 Description

This 32-bit system-on-chip (SoC) automotive microcontroller family is the latest achievement in integrated automotive application controllers. It belongs to an expanding range of automotive-focused products designed to address chassis applications specifically the airbag application.

This family is one of a series of next-generation integrated automotive microcontrollers based on the Power Architecture technology.

The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category. It operates up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

## 1.3 Device comparison

Table 2 provides a summary of different members of the SPC56xP54x/SPC56xP60x family and their features—relative to Full-featured version—to enable a comparison among the family members and an understanding of the range of functionality offered within this family.

| Feature                                               | SPC560P54                       | SPC560P60 | SPC56AP54           | SPC56AP60 |  |  |
|-------------------------------------------------------|---------------------------------|-----------|---------------------|-----------|--|--|
| Code Flash memory (with ECC)                          | 768 KB                          | 1 MB      | 768 KB              | 1 MB      |  |  |
| Data Flash / EE (with ECC)                            |                                 | 64        | KB                  |           |  |  |
| SRAM (with ECC)                                       | 64 KB                           | 80 KB     | 64 KB               | 80 KB     |  |  |
| Processor core                                        | 32-bit e                        | 200z0h    | 32-bit Dual e200z0h |           |  |  |
| Instruction set                                       | VLE                             |           |                     |           |  |  |
| CPU performance                                       | 0-64 MHz                        |           |                     |           |  |  |
| FMPLL (frequency-modulated phase-locked loop) modules | 1                               |           |                     |           |  |  |
| INTC (interrupt controller) channels                  | 148                             |           |                     |           |  |  |
| PIT (periodic interrupt timer)                        | 1 (includes four 32-bit timers) |           |                     |           |  |  |

Table 2. SPC56xP54x/SPC56xP60x device comparison

8/105 DocID18340 Rev 6

Table 4. SPC56xP54x/SPC56xP60x series block summary

| Block                                             | Function                                                                                                                                                                                                                                                                                                          |  |  |  |
|---------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Analog-to-digital converter (ADC)                 | Multi-channel, 10-bit analog-to-digital converter                                                                                                                                                                                                                                                                 |  |  |  |
| Boot assist module (BAM)                          | Block of read-only memory containing VLE code which is executed according to the boot mode of the device                                                                                                                                                                                                          |  |  |  |
| Clock generation module (MC_CGM)                  | Provides logic and control required for the generation of system and peripheral clocks                                                                                                                                                                                                                            |  |  |  |
| Controller area network (FlexCAN)                 | Supports the standard CAN communications protocol                                                                                                                                                                                                                                                                 |  |  |  |
| Cross triggering unit (CTU)                       | Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT                                                                                                                                                                                                                      |  |  |  |
| Crossbar switch (XBAR)                            | Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.                                                                                                                                                   |  |  |  |
| Cyclic redundancy checker (CRC) unit              | Is dedicated to the computation of CRC off-loading the CPU. Each context has a separate CRC computation engine in order to allow the concurrent computation of the CRC of multiple data streams.                                                                                                                  |  |  |  |
| Deserial serial peripheral interface (DSPI)       | Provides a synchronous serial interface for communication with external devices                                                                                                                                                                                                                                   |  |  |  |
| Enhanced direct memory access (eDMA)              | Performs complex data transfers with minimal intervention from a host processor via "n" programmable channels                                                                                                                                                                                                     |  |  |  |
| Enhanced timer (eTimer)                           | Provides enhanced programmable up/down modulo counting                                                                                                                                                                                                                                                            |  |  |  |
| Error correction status module (ECSM)             | Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes |  |  |  |
| External oscillator (XOSC)                        | Provides an output clock used as input reference for FMPLL_0 or as reference clock for specific modules depending on system needs                                                                                                                                                                                 |  |  |  |
| Fault collection and control unit (FCCU)          | Provides functional safety to the device                                                                                                                                                                                                                                                                          |  |  |  |
| Flash memory                                      | Provides non-volatile storage for program code, constants and variables                                                                                                                                                                                                                                           |  |  |  |
| FlexRay (FlexRay communication controller)        | Provides high-speed distributed control for advanced automotive applications                                                                                                                                                                                                                                      |  |  |  |
| Frequency-modulated phase-<br>locked loop (FMPLL) | Generates high-speed system clocks and supports programmable frequency modulation                                                                                                                                                                                                                                 |  |  |  |
| Interrupt controller (INTC)                       | Provides priority-based preemptive scheduling of interrupt requests                                                                                                                                                                                                                                               |  |  |  |
| JTAG controller                                   | Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode                                                                                                                                                                                  |  |  |  |
| LINFlex controller                                | Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load                                                                                                                                                                                                |  |  |  |
| Mode entry module (MC_ME)                         | Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications          |  |  |  |

12/105 DocID18340 Rev 6

The crossbar provides the following features:

- 6 master ports:
  - 2 e200z0 core complex Instruction ports
  - 2 e200z0 core complex Load/Store Data ports
  - eDMA
  - FlexRay
- 6 slave ports:
  - 2 Flash memory (code flash and data flash)
  - 2 SRAM (48 KB + 32 KB)
  - 2 PBRIDGE
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

#### 1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels support independent 8, 16 or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to postincrement or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, eTimer and CTU
- Programmable DMA Channel Multiplexer for assignment of any DMA source to any available DMA channel with up to 30 potential request sources
- eDMA abort operation through software

#### 1.5.4 On-chip flash memory with ECC

The SPC56xP54x/SPC56xP60x provides up to 1024 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains a four-entry, 4x128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring 2 wait states.



#### 1.5.24 Analog-to-digital converter (ADC)

The ADC module provides the following features:

#### Analog part:

- 1 on-chip analog-to-digital converter
- 10-bit AD resolution
- 1 sample and hold unit per ADC
- Conversion time, including sampling time, less than 1 μs (at full precision)
- Typical sampling time is 150 ns min. (at full precision)
- Differential non-linearity error (DNL) ±1 LSB
- Integral non-linearity error (INL) ±1.5 LSB
- Total unadjusted error (TUE) <3 LSB</li>
- Single-ended input signal range from 0 to 3.3 V / 5.0 V
- ADC and its reference can be supplied with a voltage independent from V<sub>DDIO</sub>
- ADC supply can be equal or higher than V<sub>DDIO</sub>
- ADC supply and the ADC reference are not independent from each other (they are internally bonded to the same pad)
- Sample times of 2 (default), 8, 64, or 128 ADC clock cycles

#### Digital part:

- 27 input channels (26 + 1 internally connected)
- 4 analog watchdogs to compare ADC results against predefined levels (low, high, range) before results are stored
- 2 operating modes: Normal mode and CTU control mode
- Normal mode features
  - Register-based interface with the CPU: control register, status register, 1 result register per channel
  - ADC state machine managing 3 request flows: regular command, hardware injected command, and software injected command
  - Selectable priority between software and hardware injected commands
  - DMA compatible interface
- CTU control mode features
  - Triggered mode only
  - 4 independent result queues (2 × 16 entries, 2 × 4 entries)
  - Result alignment circuitry (left justified; right justified)
  - 32-bit read mode allows to have channel ID on one of the 16-bit part
  - DMA compatible interfaces

### 1.5.25 Cross triggering unit (CTU)

24/105

The Cross Triggering Unit (CTU) allows automatic generation of ADC conversion requests on user selected conditions with minimized CPU load for dynamic configuration.

DocID18340 Rev 6

It implements the following features:

- Double buffered trigger generation unit with up to eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

#### 1.5.26 Cyclic redundancy check (CRC)

- 3 contexts for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- 3 hard-wired polynomials (CRC-8 VDA CAN, CRC-32 Ethernet and CRC-16-CCITT)
- Support for byte/half-word/word width of the input data stream
- Support for expected and actual CRC comparison

### 1.5.27 Nexus development interface (NDI)

The NDI block provides real-time development support capabilities for the SPC56xP54x/SPC56xP60x Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V<sub>DDIO</sub> (no dedicated power supply)
- Nexus 2+ features supported
  - Static debug
  - Watchpoint messaging
  - Ownership trace messaging
  - Program trace messaging
  - Real time read/write of any internally memory mapped resources through JTAG pins
  - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information






Figure 4. LQFP100 pinout (top view)(d)

# 2.2 Pin descriptions

The following sections provide signal descriptions and related information about the functionality and configuration of the SPC56xP54x/SPC56xP60x devices.

#### 2.2.1 Power supply and reference voltage pins

*Table 5* lists the power supply and reference voltage for the SPC56xP54x/SPC56xP60x devices.

 Supply
 Pin

 Symbol
 Description
 LQFP 100
 LQFP 144
 LQFP 176<sup>(1)</sup>

 VREG control and power supply pins

 BCTRL
 Voltage regulator external NPN Ballast base control pin
 47
 69
 81

Table 5. Supply pins

d. Availability of port pin alternate functions depends on product selection.



Table 7. Pin muxing<sup>(1)</sup> (continued)

| Dorest      | DCD.       | Alternate                         |                                        | Davish sand                  | 1/0              |         | peed <sup>(6)</sup> |             | Pin         |                            |
|-------------|------------|-----------------------------------|----------------------------------------|------------------------------|------------------|---------|---------------------|-------------|-------------|----------------------------|
| Port<br>pin | PCR<br>No. | function <sup>(2),</sup> (3)      | Functions                              | Peripheral<br>(4)            | direction<br>(5) | SRC = 0 | SRC = 1             | LQFP<br>100 | LQFP<br>144 | LQFP<br>176 <sup>(7)</sup> |
| B[9]        | PCR[25]    | ALT0<br>ALT1<br>ALT2<br>ALT3      | GPIO[25]<br>—<br>—<br>—<br>—<br>AN[11] | SIUL<br>—<br>—<br>—<br>ADC_0 | Input Only       |         |                     | 35          | 52          | 60                         |
| B[10]       | PCR[26]    | ALT0<br>ALT1<br>ALT2<br>ALT3      | GPIO[26]<br>—<br>—<br>—<br>—<br>AN[12] | SIUL<br><br><br><br>ADC_0    | Input Only       | _       | _                   | 36          | 53          | 61                         |
| B[11]       | PCR[27]    | ALT0<br>ALT1<br>ALT2<br>ALT3      | GPIO[27]<br>—<br>—<br>—<br>—<br>AN[13] | SIUL  ADC_0                  | Input Only       | _       | _                   | 37          | 54          | 62                         |
| B[12]       | PCR[28]    | ALT0<br>ALT1<br>ALT2<br>ALT3      | GPIO[28]<br>—<br>—<br>—<br>—<br>AN[14] | SIUL  ADC_0                  | Input Only       | _       | _                   | 38          | 55          | 63                         |
| B[13]       | PCR[29]    | ALT0<br>ALT1<br>ALT2<br>ALT3<br>— | GPIO[29]  AN[16] RXD                   | SIUL  —  —  ADC_0  LINFlex_1 | Input Only       | _       | _                   | 42          | 60          | 68                         |
| B[14]       | PCR[30]    | ALT0 ALT1 ALT2 ALT3               | GPIO[30]  AN[17] ETC[4] EIRQ[19]       | SIUL  ADC_0 eTimer_0 SIUL    | Input Only       | _       | _                   | 44          | 64          | 76                         |
| B[15]       | PCR[31]    | ALT0 ALT1 ALT2 ALT3 —             | GPIO[31]  AN[18] EIRQ[20]              | SIUL  ADC_0 SIUL             | Input Only       | _       | _                   | 43          | 62          | 70                         |

Table 7. Pin muxing<sup>(1)</sup> (continued)

| Dorest      | DOD        | Alternate                       |             | Daniah anal       | 1/0              | Pad s   | peed <sup>(6)</sup> |             | Pin         |                            |
|-------------|------------|---------------------------------|-------------|-------------------|------------------|---------|---------------------|-------------|-------------|----------------------------|
| Port<br>pin | PCR<br>No. | function <sup>(2),</sup><br>(3) | Functions   | Peripheral<br>(4) | direction<br>(5) | SRC = 0 | SRC = 1             | LQFP<br>100 | LQFP<br>144 | LQFP<br>176 <sup>(7)</sup> |
|             |            | ALT0                            | GPIO[55]    | SIUL              | I/O              |         |                     |             |             |                            |
|             |            | ALT1                            | CS3_1       | DSPI_1            | 0                |         |                     |             |             |                            |
| D[7]        | PCR[55]    | ALT2                            | _           | _                 | _                | Slow    | Medium              | 26          | 37          | 45                         |
|             |            | ALT3                            | CS4_0       | DSPI_0            | 0                |         |                     |             |             |                            |
|             |            | _                               | SIN_3       | DSPI_3            | I                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[56]    | SIUL              | I/O              |         |                     |             |             |                            |
| D[8]        | PCR[56]    | ALT1                            | CS2_1       | DSPI_1            | 0                | Slow    | Medium              | 21          | 32          | 40                         |
|             |            | ALT2                            | RDY         | nexus_0           | 0                |         |                     |             |             |                            |
|             |            | ALT3                            | CS5_0       | DSPI_0            | 0                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[57]    | SIUL              | I/O              |         |                     |             |             |                            |
| D[9]        | PCR[57]    | ALT1                            |             |                   | _                | Slow    | Medium              | 15          | 26          | 34                         |
|             |            | ALT2                            | TXD         | LINFlex_1         | 0                |         |                     |             |             |                            |
|             |            | ALT3                            | CS6_1       | DSPI_1            | 0                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[58]    | SIUL              | I/O              |         |                     |             |             |                            |
| D[10]       | PCR[58]    | ALT1                            |             | _                 | _                | Slow    | Medium              | 53          | 76          | 92                         |
| _[]         |            | ALT2                            | CS0_3       | DSPI_3            | I/O              |         |                     |             |             | -                          |
|             |            | ALT3                            |             | _                 | _                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[59]    | SIUL              | I/O              |         |                     |             |             |                            |
| D[11]       | PCR[59]    | ALT1                            | _           | _                 | _                | Slow    | Medium              | 54          | 78          | 94                         |
|             |            | ALT2                            | CS1_3       | DSPI_3            | 0                |         |                     |             |             |                            |
|             |            | ALT3                            | SCK_3       | DSPI_3            | I/O              |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[60]    | SIUL              | I/O              |         |                     |             |             |                            |
|             |            | ALT1                            | _           | _                 | _                |         |                     |             |             |                            |
| D[12]       | PCR[60]    | ALT2                            |             |                   | _                | Slow    | Medium              | 70          | 99          | 123                        |
|             |            | ALT3                            | CS7_1       | DSPI_1            | 0                |         |                     |             |             |                            |
|             |            | _                               | RXD         | LINFlex_1         | I                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[61]    | SIUL              | I/O              |         |                     |             |             |                            |
| D[13]       | PCR[61]    | ALT1                            | _           | _                 | _                | Slow    | Medium              | 67          | 95          | 119                        |
| ' '         |            | ALT2                            | CS2_3       | DSPI_3            | 0                |         |                     |             |             |                            |
|             |            | ALT3                            | SOUT_3      | DSPI_3            | 0                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[62]    | SIUL              | I/O              |         |                     |             |             |                            |
|             |            | ALT1                            | _           | _                 | _                |         |                     |             |             |                            |
| D[14]       | PCR[62]    | ALT2                            | CS3_3       | DSPI_3            | 0                | Slow    | Medium              | 73          | 105         | 129                        |
|             |            | ALT3                            | CIN 2       |                   |                  |         |                     |             |             |                            |
|             |            |                                 | SIN_3       | DSPI_3            | 1                |         |                     |             |             |                            |
|             |            | ALT0                            | GPIO[63]    | SIUL              |                  |         |                     |             |             |                            |
| D:4 = 7     | DODIO:     | ALT1                            | _           | _                 | Immi + O -1      |         |                     | 4.4         |             | 00                         |
| D[15]       | PCR[63]    | ALT2                            | _           | _                 | Input Only       | _       | _                   | 41          | 58          | 66                         |
|             |            | ALT3                            | —<br>AN[20] | ADC_0             |                  |         |                     |             |             |                            |
|             |            | _                               | ۸۱۷[ZU]     | YPC_0             |                  |         |                     |             |             |                            |



Value Conditions<sup>(1)</sup> Symbol Unit **Parameter** Min Max  $V_{PORH}$ Τ Power-on reset threshold 1.5 2.7 V  $V_{PORUP}$ Р V Supply for functional POR module  $T_A = 25^{\circ}C$ 1.0 Ρ Regulator low voltage detector high threshold ٧ V<sub>REGLVDMOK</sub> H 2.95 Р Regulator low voltage detector low threshold 2.6 ٧ V<sub>REGLVDMOK</sub> L V<sub>FLLVDMOK</sub> H Ρ Flash memory low voltage detector high threshold 2.95 ٧ Р Flash memory low voltage detector low threshold 2.6 V V<sub>FLLVDMOK</sub> L Р ٧ I/O low voltage detector high threshold 2.95 V<sub>IOLVDMOK</sub> H Ρ ٧ I/O low voltage detector low threshold 2.6 V<sub>IOLVDMOK L</sub> Ρ ٧ I/O 5V low voltage detector high threshold 4.4 V<sub>IOLVDM5OK</sub> H Ρ I/O 5V low voltage detector low threshold ٧ V<sub>IOLVDM5OK</sub> L 3.8 Р ٧ V<sub>MLVDDOK</sub> H Digital supply low voltage detector high 1.15 Digital supply low voltage detector low 1.08 V  $V_{MLVDDOK\_L}$ 

Table 18. Low voltage monitor electrical characteristics

## 3.9 Power Up/Down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC56xP54x/SPC56xP60x implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER\_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER\_ON (or POR) signal is active low.
  - Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER ON is active.
  - A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER\_OK is low the associated modules are set into a safe state.

<sup>1.</sup>  $V_{DD}$  = 3.3V ± 10% / 5.0V ± 10%,  $T_A$  = -40 °C to  $T_{A\ MAX}$ , unless otherwise specified.




Figure 12. Brown-out typical sequence

# 3.10 NVUSRO register

Portions of the device configuration, such as high voltage supply, and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options register (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the device reference manual.

### 3.10.1 NVUSRO[PAD3V5V] field description

Table 19 shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 19. PAD3V5V field description<sup>(1)</sup>

| Value <sup>(2)</sup> | Description                  |
|----------------------|------------------------------|
| 0                    | High voltage supply is 5.0 V |
| 1                    | High voltage supply is 3.3 V |

- 1. See the device reference manual for more information on the NVUSRO register.
- 2. '1' is delivery value. It is part of shadow Flash, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V bit value.

The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.


In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being  $C_S$  and  $C_{P2}$  substantially two switched capacitances, with a frequency equal to the ADC conversion rate, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S + C_{P2}$  equal to 3 pF, a resistance of 330  $k\Omega$  is obtained ( $R_{EQ}$  = 1 / (fc × ( $C_S + C_{P2}$ )), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S + C_{P2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the <code>Equation 4</code>:

#### **Equation 4**

$$V_A \times \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path. Internal switch resistances ( $R_{SW}$  and  $R_{AD}$ ) can be neglected with respect to external resistances.

Figure 16. Input equivalent circuit (precise channels)



**577** 

Table 37. RESET electrical characteristics

| Cumh               | -1 | С        | Downwater                                                                             | Conditions <sup>(1)</sup>                                                                     |                                                          | Value | )                    | 11::4 |  |  |   |  |                                                                   |   |   |      |  |
|--------------------|----|----------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------|----------------------------------------------------------|-------|----------------------|-------|--|--|---|--|-------------------------------------------------------------------|---|---|------|--|
| Symbo              | OI | C        | Parameter                                                                             | Conditions                                                                                    | Min                                                      | Тур   | Max                  | Unit  |  |  |   |  |                                                                   |   |   |      |  |
| V <sub>IH</sub>    | SR | Р        | Input High Level CMOS (Schmitt Trigger)                                               | _                                                                                             | 0.65V <sub>DD</sub>                                      | _     | V <sub>DD</sub> +0.4 | ٧     |  |  |   |  |                                                                   |   |   |      |  |
| V <sub>IL</sub>    | SR | Р        | Input low Level CMOS (Schmitt Trigger)                                                | _                                                                                             | -0.4                                                     | _     | 0.35V <sub>DD</sub>  | ٧     |  |  |   |  |                                                                   |   |   |      |  |
| V <sub>HYS</sub>   | СС | С        | Input hysteresis CMOS (Schmitt Trigger)                                               | _                                                                                             | 0.1V <sub>DD</sub>                                       | _     | _                    | ٧     |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       | Push Pull, $I_{OL}$ = 2mA,<br>$V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 0<br>(recommended)            | _                                                        | _     | 0.1V <sub>DD</sub>   |       |  |  |   |  |                                                                   |   |   |      |  |
| V <sub>OL</sub>    | СС | Р        | Output low level                                                                      | Push Pull, $I_{OL} = 1mA$ ,<br>$V_{DD} = 5.0 \text{ V} \pm 10\%$ , PAD3V5V = 1 <sup>(2)</sup> | _                                                        | _     | 0.1V <sub>DD</sub>   | ٧     |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       | Push Pull, $I_{OL}$ = 1mA,<br>$V_{DD}$ = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended)            | _                                                        | _     | 0.5                  |       |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       | C <sub>L</sub> = 25pF,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                          | _                                                        | _     | 10                   |       |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       |                                                                                               | $C_L = 50 pF,$<br>$V_{DD} = 5.0 V \pm 10\%, PAD3V5V = 0$ | _     | _                    | 20    |  |  |   |  |                                                                   |   |   |      |  |
| _                  | СС | <b>D</b> | Output transition time output pin <sup>(3)</sup>                                      | C <sub>L</sub> = 100pF,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                         | _                                                        | _     | 40                   | ns    |  |  |   |  |                                                                   |   |   |      |  |
| T <sub>tr</sub>    |    |          | MEDIUM configuration                                                                  | C <sub>L</sub> = 25pF,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1                          | _                                                        | _     | 12                   | 113   |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       | ì                                                                                             |                                                          |       |                      |       |  |  | Ī |  | $C_L = 50$ pF,<br>$V_{DD} = 3.3 \text{ V} \pm 10\%$ , PAD3V5V = 1 | _ | _ | - 25 |  |
|                    |    |          |                                                                                       | $C_L = 100 pF,$<br>$V_{DD} = 3.3 V \pm 10\%, PAD3V5V = 1$                                     | 1                                                        |       | 40                   |       |  |  |   |  |                                                                   |   |   |      |  |
| W <sub>FRST</sub>  | SR | Р        | RESET input filtered pulse                                                            | _                                                                                             | _                                                        | -     | 40                   | ns    |  |  |   |  |                                                                   |   |   |      |  |
| W <sub>NFRST</sub> | SR | Р        | RESET input not filtered pulse                                                        | _                                                                                             | 500                                                      | _     | _                    | ns    |  |  |   |  |                                                                   |   |   |      |  |
| T <sub>POR</sub>   | СС | D        | maximum delay before internal reset is released after all VDD_HV reach nominal supply | Monotonic VDD_HV supply ramp                                                                  | _                                                        | _     | 1                    | ms    |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          |                                                                                       | V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1                                                    | 10                                                       | _     | 150                  |       |  |  |   |  |                                                                   |   |   |      |  |
| I <sub>WPU</sub>   | СС | Р        | Weak pull-up current absolute value                                                   | V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                                                    | 10                                                       | _     | 150                  | μΑ    |  |  |   |  |                                                                   |   |   |      |  |
|                    |    |          | -                                                                                     | $V_{DD}$ = 5.0 V ± 10%, PAD3V5V = 1 <sup>(4)</sup>                                            | 10                                                       | _     | 250                  |       |  |  |   |  |                                                                   |   |   |      |  |

<sup>1.</sup>  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%,  $T_A$  = -40 °C to  $T_{A~MAX}$ , unless otherwise specified.

<sup>4.</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.



<sup>2.</sup> This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

<sup>3.</sup>  $C_L$  includes device and package capacitance ( $C_{PKG}$  < 5 pF).




Figure 24. JTAG boundary scan timing

# 3.18.3 Nexus timing

Table 39. Nexus debug port timing<sup>(1)</sup>

| Table 39. Nexus debug port tilling |                    |                    |   |                              |                              |     |                          |    |  |  |  |
|------------------------------------|--------------------|--------------------|---|------------------------------|------------------------------|-----|--------------------------|----|--|--|--|
| No.                                | 0                  |                    | С | Parameter                    |                              |     | Unit                     |    |  |  |  |
| NO.                                | Syllid             | Symbol C Parameter |   | Min                          | Тур                          | Max | Onit                     |    |  |  |  |
| 1                                  | t <sub>MCYC</sub>  | CC                 | D | MCKO cycle time              | 32                           | _   | _                        | ns |  |  |  |
| 2                                  | t <sub>MDOV</sub>  | СС                 | D | MCKO edge to MDO data valid  | -<br>0.1 × t <sub>MCYC</sub> | _   | 0.25 × t <sub>MCYC</sub> | ns |  |  |  |
| 3                                  | t <sub>MSEOV</sub> | СС                 | D | MCKO edge to MSEO data valid | -<br>0.1 × t <sub>MCYC</sub> | _   | 0.25 × t <sub>MCYC</sub> | ns |  |  |  |
| 4                                  | t <sub>EVTOV</sub> | СС                 | D | MCKO edge to EVTO data valid | -<br>0.1 × t <sub>MCYC</sub> | _   | 0.25 × t <sub>MCYC</sub> | ns |  |  |  |
| 5                                  | t <sub>TCYC</sub>  | СС                 | D | TCK cycle time               | 64 <sup>(2)</sup>            | _   | _                        | ns |  |  |  |

88/105 DocID18340 Rev 6

| No. | Symbol             |      | С | Parameter                   |     |     | Unit |       |
|-----|--------------------|------|---|-----------------------------|-----|-----|------|-------|
| NO. | Зупы               | OI . |   | Farameter                   | Min | Тур | Max  | Uiiit |
| 6   | t <sub>NTDIS</sub> | CC   | D | TDI data setup time         | 6   | _   | _    | ns    |
| 0   | t <sub>NTMSS</sub> | СС   | D | TMS data setup time         | 6   | _   | _    | ns    |
| 7   | t <sub>NTDIH</sub> | СС   | D | TDI data hold time          | 10  | _   | _    | ns    |
| ,   | t <sub>NTMSH</sub> | СС   | D | TMS data hold time          | 10  | _   | _    | ns    |
| 8   | t <sub>TDOV</sub>  | СС   | D | TCK low to TDO data valid   | _   | _   | 35   | ns    |
| 9   | t <sub>TDOI</sub>  | СС   | D | TCK low to TDO data invalid | 6   | _   | _    | ns    |

Table 39. Nexus debug port timing<sup>(1)</sup> (continued)

- 1. All values need to be confirmed during device validation.
- 2. Lower frequency is required to be fully compliant to standard.





Figure 25. Nexus output timing





IRQ 1

Figure 28. External interrupt timing

# 3.18.5 DSPI timing

Table 41. DSPI timing<sup>(1)</sup>

| No. | Syml              | ool | С  | Parameter                   | Conditions                            | Min                    | Max                    | Unit |                            |                             |    |   |
|-----|-------------------|-----|----|-----------------------------|---------------------------------------|------------------------|------------------------|------|----------------------------|-----------------------------|----|---|
| 1   |                   | CCD |    | DCDI avala tima             | Master (MTFE = 0)                     | 60                     | _                      | no   |                            |                             |    |   |
| 1   | t <sub>SCK</sub>  | CC  | טן | DSPI cycle time             | Slave (MTFE = 0)                      | 60                     | _                      | ns   |                            |                             |    |   |
| 2   | t <sub>CSC</sub>  | СС  | D  | PCS to SCK delay            | _                                     | 16                     | _                      | ns   |                            |                             |    |   |
| 3   | t <sub>ASC</sub>  | СС  | D  | After SCK delay             | _                                     | 26                     | _                      | ns   |                            |                             |    |   |
| 4   | t <sub>SDC</sub>  | СС  | D  | SCK duty cycle              | _                                     | 0.4 × t <sub>SCK</sub> | 0.6 × t <sub>SCK</sub> | ns   |                            |                             |    |   |
| 5   | t <sub>A</sub>    | СС  | D  | Slave access time           | SS active to SOUT valid               | _                      | 30                     | ns   |                            |                             |    |   |
| 6   | t <sub>DIS</sub>  | СС  | D  | Slave SOUT disable time     | SS inactive to SOUT High-Z or invalid | _                      | 16                     | ns   |                            |                             |    |   |
| 7   | t <sub>PCSC</sub> | СС  | D  | PCSx to PCSS time           | _                                     | 13                     | _                      | ns   |                            |                             |    |   |
| 8   | t <sub>PASC</sub> | СС  | D  | PCSS to PCSx time           | _                                     | 13                     | _                      | ns   |                            |                             |    |   |
|     |                   |     |    |                             | Master (MTFE = 0)                     | 35                     | _                      |      |                            |                             |    |   |
| 9   | t                 | CC  | D  | Data setup time for inputs  | Slave                                 | 4                      | _                      | ns   |                            |                             |    |   |
| 9   | t <sub>SUI</sub>  |     |    | ט                           | ט                                     |                        |                        |      | Data setup time for inputs | Master (MTFE = 1, CPHA = 0) | 35 | _ |
|     |                   |     |    |                             | Master (MTFE = 1, CPHA = 1)           | 35                     | _                      |      |                            |                             |    |   |
|     |                   |     |    |                             | Master (MTFE = 0)                     | -5                     | _                      |      |                            |                             |    |   |
| 10  | +                 | CC  | Ь  | Data hold time for inputs   | Slave                                 | 4                      | _                      | l ne |                            |                             |    |   |
| 10  | t <sub>HI</sub>   | CC  |    | Data Hold time for inputs   | Master (MTFE = 1, CPHA = 0)           | 11                     | _                      | ns   |                            |                             |    |   |
|     |                   |     |    |                             | Master (MTFE = 1, CPHA = 1)           | -5                     | _                      |      |                            |                             |    |   |
|     |                   |     |    |                             | Master (MTFE = 0)                     | _                      | 12                     |      |                            |                             |    |   |
| 11  | t                 | CC  | Ь  | Data valid (after SCK adda) | Slave                                 |                        | 36                     | - ns |                            |                             |    |   |
| ''  | t <sub>SUO</sub>  |     | CD | Data valid (after SCK edge) | Master (MTFE = 1, CPHA = 0)           | _                      | 12                     |      |                            |                             |    |   |
|     |                   |     |    |                             | Master (MTFE = 1, CPHA = 1)           | _                      | 12                     |      |                            |                             |    |   |






Figure 32. DSPI classic SPI timing — slave, CPHA = 1





477

# 4 Package characteristics

# 4.1 ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK® is an ST trademark.

# 4.2 Package mechanical data

## 4.2.1 LQFP144 mechanical outline drawing

Figure 38. LQFP144 package mechanical drawing

## 4.2.2 LQFP100 mechanical outline drawing

0.25 mm 0.10 inch GAGE PLANE L1 E3 E1 Pin 1 С identification SEATING PLANE С 1L\_ME

Figure 39. LQFP100 package mechanical drawing

Table 43. LQFP100 mechanical data

| Symbol |       | mm    |       | inches <sup>(1)</sup> |        |        |  |
|--------|-------|-------|-------|-----------------------|--------|--------|--|
|        | Min   | Тур   | Max   | Min                   | Тур    | Max    |  |
| Α      | _     | _     | 1.600 | _                     | _      | 0.0630 |  |
| A1     | 0.050 | _     | 0.150 | 0.0020                | _      | 0.0059 |  |
| A2     | 1.350 | 1.400 | 1.450 | 0.0531                | 0.0551 | 0.0571 |  |

Table 43. LQFP100 mechanical data (continued)

| Symbol             |              | mm     |        | inches <sup>(1)</sup> |        |        |  |
|--------------------|--------------|--------|--------|-----------------------|--------|--------|--|
| Symbol             | Min          | Тур    | Max    | Min                   | Тур    | Max    |  |
| b                  | 0.170        | 0.220  | 0.270  | 0.0067                | 0.0087 | 0.0106 |  |
| С                  | 0.090        | _      | 0.200  | 0.0035                | _      | 0.0079 |  |
| D                  | 15.800       | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |  |
| D1                 | 13.800       | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |  |
| D3                 | _            | 12.000 | _      | _                     | 0.4724 | _      |  |
| E                  | 15.800       | 16.000 | 16.200 | 0.6220                | 0.6299 | 0.6378 |  |
| E1                 | 13.800       | 14.000 | 14.200 | 0.5433                | 0.5512 | 0.5591 |  |
| E3                 | _            | 12.000 | _      | _                     | 0.4724 | _      |  |
| е                  | _            | 0.500  | _      | _                     | 0.0197 | _      |  |
| L                  | 0.450        | 0.600  | 0.750  | 0.0177                | 0.0236 | 0.0295 |  |
| L1                 | _            | 1.000  | _      |                       |        | _      |  |
| k                  | 0.0 °        | 3.5 °  | 7.0 °  | 0.0 °                 | 3.5 °  | 7.0 °  |  |
| ccc <sup>(2)</sup> | 0.080 0.0031 |        |        |                       |        |        |  |

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

<sup>2.</sup> Tolerance.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

