



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"


Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	768KB (768K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap54l5cefar

Table 1. Device summary

Package	Part number	
	768 KB Flash	1 MB Flash
LQFP144	SPC560P54L5 SPC56AP54L5	SPC560P60L5 SPC56AP60L5
LQFP100	SPC560P54L3 SPC56AP54L3	SPC560P60L3 SPC56AP60L3

Figure 1. SPC56xP54x/SPC56xP60x block diagram



- Programmable transmit-first scheme: lowest ID or lowest buffer number
- Time stamp based on 16-bit free-running timer
- Global network time, synchronized by a specific message
- Maskable interrupts
- Independent of the transmission medium (an external transceiver is assumed)
- High immunity to EMI
- Short latency time due to an arbitration scheme for high-priority messages
- Transmit features
 - Supports configuration of multiple mailboxes to form message queues of scalable depth
 - Arbitration scheme according to message ID or message buffer number
 - Internal arbitration to guarantee no inner or outer priority inversion
 - Transmit abort procedure and notification
- Receive features
 - Individual programmable filters for each mailbox
 - 8 mailboxes configurable as a six-entry receive FIFO
 - 8 programmable acceptance filters for receive FIFO
- Programmable clock source
 - System clock
 - Direct oscillator clock to avoid PLL jitter

1.5.19 Safety port (FlexCAN)

The SPC56xP54x/SPC56xP60x MCU has a second CAN controller synthesized to run at high bit rates to be used as a safety port. The CAN module of the safety port provides the following features:

- Identical to the FlexCAN module
- Bit rate as fast as 7.5 Mb at 60 MHz CPU clock using direct connection between CAN modules (no physical transceiver required)
- 32 Message buffers of 0 to 8 bytes data length
- Can be used as a third independent CAN module

1.5.20 FlexRay

The FlexRay module provides the following features:

- Full implementation of FlexRay Protocol Specification 2.1
- 64 configurable message buffers can be handled
- Dual channel or single channel mode of operation, each as fast as 10 Mbit/s data rate
- Message buffers configurable as Tx, Rx or RxFIFO
- Message buffer size configurable
- Message filtering for all message buffers based on FrameID, cycle count and message ID
- Programmable acceptance filters for RxFIFO message buffers

It implements the following features:

- Double buffered trigger generation unit with up to eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.26 Cyclic redundancy check (CRC)

- 3 contexts for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- 3 hard-wired polynomials (CRC-8 VDA CAN, CRC-32 Ethernet and CRC-16-CCITT)
- Support for byte/half-word/word width of the input data stream
- Support for expected and actual CRC comparison

1.5.27 Nexus development interface (NDI)

The NDI block provides real-time development support capabilities for the SPC56xP54x/SPC56xP60x Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information

- Watchpoint triggering, watchpoint triggers program tracing
- DDR
- Auxiliary Output Port
 - 4 MDO (Message Data Out) pins
 - MCKO (Message Clock Out) pin
 - 2 MSEO (Message Start/End Out) pins
 - EVTO (Event Out) pin
- Auxiliary Input Port
 - EVTI (Event In) pin^(a)

1.5.28 IEEE 1149.1 (JTAG) controller

The JTAG controller (JTAC) block provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode. All data input to and output from the JTAC block is communicated in serial format. The JTAC block is compliant with the IEEE standard.

The JTAG controller provides the following features:


- IEEE Test Access Port (TAP) interface with four pins (TDI, TMS, TCK, TDO)
- Selectable modes of operation include JTAC/debug or normal system operation.
- A 5-bit instruction register that supports the following IEEE 1149.1-2001 defined instructions:
 - BYPASS, IDCODE, EXTEST, SAMPLE, SAMPLE/PRELOAD
- A 5-bit instruction register that supports the additional following public instructions:
 - ACCESS_AUX_TAP_NPC, ACCESS_AUX_TAP_CORE0,
ACCESS_AUX_TAP_CORE1, ACCESS_AUX_TAP_NASPS_0,
ACCESS_AUX_TAP_NASPS_1
- Three test data registers: a bypass register, a boundary scan register, and a device identification register.
- A TAP controller state machine that controls the operation of the data registers, instruction register and associated circuitry.

1.5.29 On-chip voltage regulator (VREG)

The on-chip voltage regulator module provides the following features:

- Uses external NPN transistor
- Regulates external 3.3 V to 5.0 V down to 1.2 V for the core logic
- Low voltage detection on the internal 1.2 V and I/O voltage 3.3 V

a. At least one TCK clock is necessary for the EVTI signal to be recognized by the MCU.

Figure 3. LQFP144 pinout (top view)^(c)

c. Availability of port pin alternate functions depends on product selection.

Table 7. Pin muxing⁽¹⁾ (continued)


Port pin	PCR No.	Alternate function ⁽²⁾ , (3)	Functions	Peripheral ⁽⁴⁾	I/O direction ⁽⁵⁾	Pad speed ⁽⁶⁾		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾
Port C										
C[0]	PCR[32]	ALT0 — ALT2 — ALT3 —	GPIO[32] — — — AN[19]	SIUL — — — ADC_0	Input Only	—	—	45	66	78
C[1]	PCR[33]	ALT0 — ALT2 — ALT3 —	GPIO[33] — — — AN[2]	SIUL — — — ADC_0	Input Only	—	—	28	41	49
C[2]	PCR[34]	ALT0 — ALT2 — ALT3 —	GPIO[34] — — — AN[3]	SIUL — — — ADC_0	Input Only	—	—	30	45	53
C[3]	PCR[35]	ALT0 ALT1 ALT2 ALT3 —	GPIO[35] CS1_0 ETC[4] TXD EIRQ[21]	SIUL DSPI_0 eTimer_1 LINFlex_1 SIUL	I/O O I/O O I	Slow	Medium	10	16	24
C[4]	PCR[36]	ALT0 ALT1 ALT2 ALT3 —	GPIO[36] CS0_0 — DEBUG[4] EIRQ[22]	SIUL DSPI_0 — SSCM SIUL	I/O I/O — — I	Slow	Medium	5	11	19
C[5]	PCR[37]	ALT0 ALT1 ALT2 ALT3 —	GPIO[37] SCK_0 SCK_4 DEBUG[5] EIRQ[23]	SIUL DSPI_0 DSPI_4 SSCM SIUL	I/O I/O I/O — I	Slow	Medium	7	13	21
C[6]	PCR[38]	ALT0 ALT1 ALT2 ALT3 —	GPIO[38] SOUT_0 — DEBUG[6] EIRQ[24]	SIUL DSPI_0 — SSCM SIUL	I/O O — — I	Slow	Medium	98	142	174

Table 7. Pin muxing⁽¹⁾ (continued)

Port pin	PCR No.	Alternate function ⁽²⁾ , (3)	Functions	Peripheral ⁽⁴⁾	I/O direction ⁽⁵⁾	Pad speed ⁽⁶⁾		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾
D[7]	PCR[55]	ALT0 ALT1 ALT2 ALT3	GPIO[55] CS3_1 — CS4_0 — SIN_3	SIUL DSPI_1 — DSPI_0 DSPI_3	I/O O — O I	Slow	Medium	26	37	45
D[8]	PCR[56]	ALT0 ALT1 ALT2 ALT3	GPIO[56] CS2_1 RDY CS5_0	SIUL DSPI_1 nexus_0 DSPI_0	I/O O O O	Slow	Medium	21	32	40
D[9]	PCR[57]	ALT0 ALT1 ALT2 ALT3	GPIO[57] — TXD CS6_1	SIUL — LINFlex_1 DSPI_1	I/O — O O	Slow	Medium	15	26	34
D[10]	PCR[58]	ALT0 ALT1 ALT2 ALT3	GPIO[58] — CS0_3 —	SIUL — DSPI_3 —	I/O — I/O —	Slow	Medium	53	76	92
D[11]	PCR[59]	ALT0 ALT1 ALT2 ALT3	GPIO[59] — CS1_3 SCK_3	SIUL — DSPI_3 DSPI_3	I/O — O I/O	Slow	Medium	54	78	94
D[12]	PCR[60]	ALT0 ALT1 ALT2 ALT3	GPIO[60] — — CS7_1 — RXD	SIUL — — DSPI_1 LINFlex_1	I/O — — O I	Slow	Medium	70	99	123
D[13]	PCR[61]	ALT0 ALT1 ALT2 ALT3	GPIO[61] — CS2_3 SOUT_3	SIUL — DSPI_3 DSPI_3	I/O — O O	Slow	Medium	67	95	119
D[14]	PCR[62]	ALT0 ALT1 ALT2 ALT3	GPIO[62] — CS3_3 — — SIN_3	SIUL — DSPI_3 — DSPI_3	I/O — O — I	Slow	Medium	73	105	129
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3	GPIO[63] — — — — AN[20]	SIUL — — — ADC_0	Input Only	—	—	41	58	66

Table 7. Pin muxing⁽¹⁾ (continued)


Port pin	PCR No.	Alternate function ⁽²⁾ , (3)	Functions	Peripheral ⁽⁴⁾	I/O direction ⁽⁵⁾	Pad speed ⁽⁶⁾		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾
E[7]	PCR[71]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[71] — — — — AN[10]	SIUL — — — — ADC_0	Input Only	—	—	—	48	56
E[8]	PCR[72]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[72] — — — — AN[22]	SIUL — — — — ADC_0	Input Only	—	—	—	59	67
E[9]	PCR[73]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[73] — — — — AN[23]	SIUL — — — — ADC_0	Input Only	—	—	—	61	69
E[10]	PCR[74]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[74] — — — — AN[24]	SIUL — — — — ADC_0	Input Only	—	—	—	63	75
E[11]	PCR[75]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[75] — — — — AN[25]	SIUL — — — — ADC_0	Input Only	—	—	—	65	77
E[12]	PCR[76]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[76] — — — — AN[26]	SIUL — — — — ADC_0	Input Only	—	—	—	67	79
E[13]	PCR[77]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[77] SCK_3 — — EIRQ[25]	SIUL DSPI_3 — — SIUL	I/O I/O — — I	Slow	Medium	—	117	141
E[14]	PCR[78]	ALT0 — ALT1 — ALT2 — ALT3 —	GPIO[78] SOUT_3 — — EIRQ[26]	SIUL DSPI_3 — — SIUL	I/O O — — I	Slow	Medium	—	119	143

Figure 7. Power supplies constraints^(f)

The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard V_{DD_HV} supply. [Figure 8](#) shows the constraints of the ADC power supply.

f. IO AC and DC characteristics are guaranteed only in the range 3.0 V–3.6 V when PAD3V5V is low, and in the range 4.5 V–5.5 V when PAD3V5V is high.

Figure 12. Brown-out typical sequence



3.10 NVUSRO register

Portions of the device configuration, such as high voltage supply, and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options register (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the device reference manual.

3.10.1 NVUSRO[PAD3V5V] field description

Table 19 shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 19. PAD3V5V field description⁽¹⁾

Value ⁽²⁾	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

1. See the device reference manual for more information on the NVUSRO register.

2. '1' is delivery value. It is part of shadow Flash, thus programmable by customer.

The DC electrical characteristics are dependent on the PAD3V5V bit value.

3.11 DC electrical characteristics

3.11.1 DC electrical characteristics (5 V)

[Table 20](#) gives the DC electrical characteristics at 5 V ($4.5 \text{ V} < V_{DD_HV_IOx} < 5.5 \text{ V}$, NVUSRO[PAD3V5V]=0) as described in [Figure 13](#).

Figure 13. I/O input DC electrical characteristics definition




Table 20. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V]=0)

Symbol		Parameter	Conditions	Min	Max	Unit
V_{IL}	D	Minimum low level input voltage	—	-0.1 ⁽¹⁾	—	V
V_{IL}	P	Maximum level input voltage	—	—	0.35 $V_{DD_HV_IOx}$	V
V_{IH}	P	Minimum high level input voltage	—	0.65 $V_{DD_HV_IOx}$	—	V
V_{IH}	D	Maximum high level input voltage	—	—	$V_{DD_HV_IOx} + 0.1^{(1)}$	V
V_{HYS}	T	Schmitt trigger hysteresis	—	0.1 $V_{DD_HV_IOx}$	—	V
V_{OL_S}	P	Slow, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD_HV_IOx}$	V
V_{OH_S}	P	Slow, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD_HV_IOx}$	—	V
V_{OL_M}	P	Medium, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD_HV_IOx}$	V
V_{OH_M}	P	Medium, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD_HV_IOx}$	—	V
V_{OL_F}	P	Fast, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD_HV_IOx}$	V
V_{OH_F}	P	Fast, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD_HV_IOx}$	—	V
V_{OL_SYM}	P	Symmetric, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD_HV_IOx}$	V
V_{OH_SYM}	P	Symmetric, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD_HV_IOx}$	—	V

3.11.2 DC electrical characteristics (3.3 V)

Table 22 gives the DC electrical characteristics at 3.3 V ($3.0 \text{ V} < V_{DD_HV_IOx} < 3.6 \text{ V}$, NVUSRO[PAD3V5V]=1) as described in *Figure 14*.

Figure 14. I/O input DC electrical characteristics definition




Table 22. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)⁽¹⁾

Symbol		Parameter	Conditions	Min	Max	Unit
V_{IL}	D	Minimum low level input voltage	—	-0.1 ⁽²⁾	—	V
V_{IL}	P	Maximum low level input voltage	—	—	$0.35 V_{DD_HV_IOx}$	V
V_{IH}	P	Minimum high level input voltage	—	$0.65 V_{DD_HV_IOx}$	—	V
V_{IH}	D	Maximum high level input voltage	—	—	$V_{DD_HV_IOx} + 0.1^{(2)}$	V
V_{HYS}	T	Schmitt trigger hysteresis	—	$0.1 V_{DD_HV_IOx}$	—	V
V_{OL_S}	P	Slow, low level output voltage	$I_{OL} = 1.5 \text{ mA}$	—	0.5	V
V_{OH_S}	P	Slow, high level output voltage	$I_{OH} = -1.5 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	—	V
V_{OL_M}	P	Medium, low level output voltage	$I_{OL} = 2 \text{ mA}$	—	0.5	V
V_{OH_M}	P	Medium, high level output voltage	$I_{OH} = -2 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	—	V
V_{OL_F}	P	Fast, high level output voltage	$I_{OL} = 11 \text{ mA}$	—	0.5	V
V_{OH_F}	P	Fast, high level output voltage	$I_{OH} = -11 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	—	V
V_{OL_SYM}	P	Symmetric, high level output voltage	$I_{OL} = 1.5 \text{ mA}$	—	0.5	V
V_{OH_SYM}	P	Symmetric, high level output voltage	$I_{OH} = -1.5 \text{ mA}$	$V_{DD_HV_IOx} - 0.8$	—	V
I_{PU}	P	Equivalent pull-up current	$V_{IN} = V_{IL}$	-130	—	μA
			$V_{IN} = V_{IH}$	—	-10	

Table 22. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)⁽¹⁾ (continued)

Symbol	Parameter		Conditions	Min	Max	Unit
I_{PD}	P	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	μA
			$V_{IN} = V_{IH}$	—	130	
I_{IL}	P	Input leakage current (all bidirectional ports)	$T_A = -40$ to 125 °C	—	1	μA
I_{IL}	P	Input leakage current (all ADC input-only ports)	$T_A = -40$ to 125 °C	—	0.5	μA
C_{IN}	D	Input capacitance	—	—	10	pF
I_{PU}	D	\overline{RESET} , equivalent pull-up current	$V_{IN} = V_{IL}$	-130	—	μA
			$V_{IN} = V_{IH}$	—	-10	
I_{PD}	D	\overline{RESET} , equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	μA
			$V_{IN} = V_{IH}$	—	130	

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in [Table 9](#).

3.11.3 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in [Table 25](#).

Table 25. I/O supply segment

Package	Supply segment						
	1	2	3	4	5	6	7
LQFP144	pin8 – pin20	pin23 – pin38	pin39 – pin55	pin58 – pin68	pin73 – pin89	pin92 – pin125	pin128 – pin5
LQFP100	pin15 – pin26	pin27 – pin38	pin41 – pin46	pin51 – pin61	pin64 – pin86	pin89 – pin10	—

Table 26. I/O consumption

Symbol	C	Parameter	Conditions ⁽¹⁾	Value			Unit		
				Min	Typ	Max			
$I_{SWTSLW}^{(2)}$	CC	D Dynamic I/O current for SLOW configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	20	mA	
				$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	16		
$I_{SWTMED}^{(2)}$	CC	D Dynamic I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	29	mA	
				$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	17		
$I_{SWTFST}^{(2)}$	CC	D Dynamic I/O current for FAST configuration	$C_L = 25 \text{ pF}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	110	mA	
				$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	50		
I_{RMSSLW}	CC	D Root medium square I/O current for SLOW configuration	$C_L = 25 \text{ pF}, 2 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	2.3	mA	
					—	—	3.2		
			$C_L = 100 \text{ pF}, 2 \text{ MHz}$		—	—	6.6		
					—	—	1.6		
			$C_L = 25 \text{ pF}, 4 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	2.3		
					—	—	4.7		
I_{RMSMED}	CC	D Root medium square I/O current for MEDIUM configuration	$C_L = 25 \text{ pF}, 13 \text{ MHz}$	$V_{DD} = 5.0 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 0$	—	—	6.6	mA	
					—	—	13.4		
			$C_L = 100 \text{ pF}, 13 \text{ MHz}$		—	—	18.3		
					—	—	5		
			$C_L = 25 \text{ pF}, 40 \text{ MHz}$	$V_{DD} = 3.3 \text{ V} \pm 10\%$, $\text{PAD3V5V} = 1$	—	—	8.5		
					—	—	11		

2. "Loss of Reference Frequency" window is the reference frequency range outside of which the PLL is in self clocked mode.
3. Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls outside the f_{LOR} window.
4. f_{VCO} self clock range is 20–150 MHz. f_{SCM} represents f_{SYS} after PLL output divider (ERFD) of 2 through 16 in enhanced mode.
5. This value is determined by the crystal manufacturer and board design.
6. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{SYS} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDPLL} and V_{SSPLL} and variation in crystal oscillator frequency increase the C_{JITTER} percentage for a given interval.
7. Proper PC board layout procedures must be followed to achieve specifications.
8. Values are obtained with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of C_{JITTER} and either f_{CS} or f_{DS} (depending on whether center spread or down spread modulation is enabled).
9. Short term jitter is measured on the clock rising edge at cycle n and cycle n+4.
10. This value is determined by the crystal manufacturer and board design. For 4 MHz to 20 MHz crystals specified for this PLL, load capacitors should not exceed these limits.
11. This specification applies to the period required for the PLL to relock after changing the MFD frequency control bits in the synthesizer control register (SYNCR).
12. This value is true when operating at frequencies above 60 MHz, otherwise f_{CS} is 2% (above 64 MHz).
13. Modulation depth will be attenuated from depth setting when operating at modulation frequencies above 50 kHz.

3.14 16 MHz RC oscillator electrical characteristics

Table 31. 16 MHz RC oscillator electrical characteristics

Symbol	Parameter		Conditions	Min	Typ	Max	Unit
f_{RC}	P	RC oscillator frequency	$T_A = 25^\circ\text{C}$	—	16	—	MHz
Δ_{RCMVAR}	P	Fast internal RC oscillator variation over temperature and supply with respect to f_{RC} at $T_A = 25^\circ\text{C}$ in high-frequency configuration	—	-6	—	6	%
$\Delta_{RCMTRIM}$	T	Post Trim Accuracy: The variation of the PTF ⁽¹⁾ from the 16 MHz	$T_A = 25^\circ\text{C}$	-1	—	1	%
$\Delta_{RCMSTEP}$	T	Fast internal RC oscillator trimming step	$T_A = 25^\circ\text{C}$	—	1.6	—	%

1. PTF = Post Trimming Frequency: The frequency of the output clock after trimming at typical supply voltage and temperature

3.15 Analog-to-Digital converter (ADC) electrical characteristics

The device provides a 10-bit Successive Approximation Register (SAR) Analog-to-Digital Converter.

Figure 23. JTAG test access port timing




Figure 34. DSPI modified transfer format timing — master, CPHA = 1




Figure 35. DSPI modified transfer format timing — slave, CPHA = 0






Figure 36. DSPI modified transfer format timing — slave, CPHA = 1

Figure 37. DSPI PCS strobe ($\overline{\text{PCSS}}$) timing

4.2.2 LQFP100 mechanical outline drawing

Figure 39. LQFP100 package mechanical drawing




Table 43. LQFP100 mechanical data

Symbol	mm			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571