

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XF

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	49
Program Memory Size	1MB (1M × 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap60l3beabr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

SPC56xP54x/SPC56xP60x is present on the market in two different options enabling different features: Full-featured, and Airbag configuration. *Table 3* shows the main differences between the two versions.

Table 3. SPC56xP54x/SPC56xP60x device configuration difference

Feature	Enhanced Full-featured	Full-featured	Airbag	
FlexCAN (controller area network)	3	2	2	
CTU (cross triggering unit)	Ye	Yes		
FlexRay	Yes (64 mes	sage buffer)	No	
DSPI (deserial serial peripheral interface) modules	Į	4		
CRC (cyclic redundancy check) unit	2	2	1	

1.4 Block diagram

Figure 1 shows a top-level block diagram of the SPC56xP54x/SPC56xP60x MCU. *Table 4* summarizes the functions of the blocks.



The crossbar provides the following features:

- 6 master ports:
 - 2 e200z0 core complex Instruction ports
 - 2 e200z0 core complex Load/Store Data ports
 - eDMA
 - FlexRay
- 6 slave ports:
 - 2 Flash memory (code flash and data flash)
 - 2 SRAM (48 KB + 32 KB)
 - 2 PBRIDGE
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels. This implementation is utilized to minimize the overall block size.

The eDMA module provides the following features:

- 16 channels support independent 8, 16 or 32-bit single value or block transfers
- Supports variable sized queues and circular queues
- Source and destination address registers are independently configured to postincrement or remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, eTimer and CTU
- Programmable DMA Channel Multiplexer for assignment of any DMA source to any available DMA channel with up to 30 potential request sources
- eDMA abort operation through software

1.5.4 On-chip flash memory with ECC

The SPC56xP54x/SPC56xP60x provides up to 1024 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module interfaces the system bus to a dedicated flash memory array controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains a four-entry, 4x128-bit prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring 2 wait states.



allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority.
 - Modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- 2 external high priority interrupts directly accessing the main core and IOP critical interrupt mechanism

The INTC module is replicated for each processor.

1.5.7 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC56xP54x/SPC56xP60x:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider (÷1, ÷2, ÷4, ÷8)
- Programmable output clock divider (÷1, ÷2, ÷3 to ÷256)
- eTimer module running at the same frequency as the e200z0h core
- On-chip oscillator with automatic level control
 - Internal 16 MHz RC oscillator for rapid start-up and safe mode
 - Supports frequency trimming by user application

1.5.8 Frequency modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The FMPLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:

- Input clock frequency from 4 MHz to 40 MHz
- Voltage controlled oscillator (VCO) range from 256 MHz to 512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Modulation enabled/disabled through software



It implements the following features:

- Double buffered trigger generation unit with up to eight independent triggers generated from external triggers
- Trigger generation unit configurable in sequential mode or in triggered mode
- Each Trigger can be appropriately delayed to compensate the delay of external low pass filter
- Double buffered global trigger unit allowing eTimer synchronization and/or ADC command generation
- Double buffered ADC command list pointers to minimize ADC-trigger unit update
- Double buffered ADC conversion command list with up to 24 ADC commands
- Each trigger has the capability to generate consecutive commands
- ADC conversion command allows to control ADC channel from each ADC, single or synchronous sampling, independent result queue selection

1.5.26 Cyclic redundancy check (CRC)

- 3 contexts for the concurrent CRC computation
- Separate CRC engine for each context
- Zero-wait states during the CRC computation (pipeline scheme)
- 3 hard-wired polynomials (CRC-8 VDA CAN, CRC-32 Ethernet and CRC-16-CCITT)
- Support for byte/half-word/word width of the input data stream
- Support for expected and actual CRC comparison

1.5.27 Nexus development interface (NDI)

The NDI block provides real-time development support capabilities for the SPC56xP54x/SPC56xP60x Power Architecture based MCU in compliance with the IEEE-ISTO 5001-2003 standard. This development support is supplied for MCUs without requiring external address and data pins for internal visibility. The NDI block is an integration of several individual Nexus blocks that are selected to provide the development support interface for this device. The NDI block interfaces to the host processor and internal buses to provide development support as per the IEEE-ISTO 5001-2003 Class 2+ standard. The development support provided includes access to the MCU's internal memory map and access to the processor's internal registers during run time.

The Nexus Interface provides the following features:

- Configured via the IEEE 1149.1
- All Nexus port pins operate at V_{DDIO} (no dedicated power supply)
- Nexus 2+ features supported
 - Static debug
 - Watchpoint messaging
 - Ownership trace messaging
 - Program trace messaging
 - Real time read/write of any internally memory mapped resources through JTAG pins
 - Overrun control, which selects whether to stall before Nexus overruns or keep executing and allow overwrite of information



	Supply		Pin	
Symbol	Description	LQFP 100	LQFP 144	LQFP 176 ⁽¹⁾
V _{SS_LV_COR0}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR0}$ pin.	11	17	25
V _{DD_LV_COR1}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{\rm SS_LV_COR1}$ pin.	65	93	117
V _{SS_LV_COR1}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR1}$ pin.	66	94	118
V _{DD_LV_COR2}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR2}$ pin.	92	131	155
V _{SS_LV_COR2}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR\ 2}$ pin.	93	132	156
V _{DD_LV_COR3}	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS_LV_COR3}$ pin.	25	36	44
V _{SS_LV_COR3}	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV_COR~3}$ pin.	24	35	43

Table	5	Supply	v nins	(continued)
Table	υ.	Suppi	y pilis	(continueu)

1. LQFP176 available only as development package.

2. See datasheet Voltage Regulator Electrical Characteristics section for more details.

2.2.2 System pins

Table 6 and *Table 7* contain information on pin functions for the SPC56xP54x/SPC56xP60x devices. The pins listed in *Table 6* are single-function pins. The pins shown in *Table 7* are multi-function pins, programmable via their respective Pad Configuration Register (PCR) values.

Cumhal			Pad Speed ⁽¹⁾		Pin				
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100	LQFP 144	LQFP 176 ⁽²⁾		
	Dedicated pins								
MDO0	Nexus Message Data Output—line 0	Output Only	Fa	st	_	9	17		
MDO4	Nexus Message Data Output—line 4	Output Only	Fast		_	_	7		

Table 6. System pins



	Table 6. System pins (continued)									
			Pad Sp	beed ⁽¹⁾	Pin					
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100		LQFP 176 ⁽²⁾			
MDO5	Nexus Message Data Output—line 5	Output Only	Fa	ist	_	_	8			
MDO6	Nexus Message Data Output—line 6	Output Only	Fa	ist	_	_	9			
MDO7	Nexus Message Data Output—line 7	Output Only	Fa	ist	_	_	110			
MDO8	Nexus Message Data Output—line 8	Output Only	Fa	ist	_	_	111			
MDO9	Nexus Message Data Output—line 9	Output Only	Fa	ist	_	_	112			
MDO10	Nexus Message Data Output—line 10	Output Only	Fa	ist	_	_	166			
MDO11	Nexus Message Data Output—line 11	Output Only	Fa	ist			171			
RDY	Nexus ready output	Output Only	_	_	_	_	172			
NMI	Non-Maskable Interrupt	Input Only	_	_	1	1	1			
XTAL	Analog output of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode.	_	_	_	18	29	37			
EXTAL	Analog input of the oscillator amplifier circuit, when the oscillator is not in bypass mode. Analog input for the clock generator when the oscillator is in bypass mode.	_	_		19	30	38			
TMS ⁽³⁾	JTAG state machine control	Input Only		_	59	87	105			
TCK ⁽³⁾	JTAG clock	Input Only	—	_	60	88	106			
TDI ⁽³⁾	JTAG data input	Input Only	—	—	58	86	104			
TDO ⁽³⁾	JTAG data output	Output Only	_	_	61	89	107			
	Reset	pin								
RESET ⁽⁴⁾	Bidirectional reset with Schmitt trigger characteristics and noise filter	Bidirection al	Medium	_	20	31	39			
	Test p	in								
V _{PP TEST}	Pin for testing purpose only. To be tied to ground in normal operating mode.	—	_	_	74	107	131			
V _{REG_BYPASS}	Pin for testing purpose only. To be tied to ground in normal operating mode.	_	_		34	51	59			

Table 6. System pins (continued)

1. SRC values refer to the value assigned to the Slew Rate Control bits of the pad configuration register.



Dent	DOD	Alternate			I/O	-	peed ⁽⁶⁾		Pin	
Port pin	PCR No.	function ^{(2),} (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾
	Port C									
		ALT0	GPIO[32]	SIUL						
		ALT1	—	—						
C[0]	PCR[32]	ALT2	—	—	Input Only	—	—	45	66	78
		ALT3	—	—						
			AN[19]	ADC_0						
		ALT0	GPIO[33]	SIUL						
		ALT1	—	—						
C[1]	PCR[33]	ALT2	—	—	Input Only	—	—	28	41	49
		ALT3	—	—						
		—	AN[2]	ADC_0						
		ALT0	GPIO[34]	SIUL						
		ALT1	—	—						
C[2]	PCR[34]	ALT2	—	—	Input Only	—	—	30	45	53
		ALT3	—	—						
			AN[3]	ADC_0						
		ALT0	GPIO[35]	SIUL	I/O					
		ALT1	CS1_0	DSPI_0	0	0				
C[3]	PCR[35]	ALT2	ETC[4]	eTimer_1	I/O	Slow	Medium	10	16	24
		ALT3	TXD	LINFlex_1	0					
		—	EIRQ[21]	SIUL	I					
		ALT0	GPIO[36]	SIUL	I/O					
		ALT1	CS0_0	DSPI_0	I/O					
C[4]	PCR[36]	ALT2	—	—	—	Slow	Medium	5	11	19
		ALT3	DEBUG[4]	SSCM						
			EIRQ[22]	SIUL	I					
		ALT0	GPIO[37]	SIUL	I/O					
		ALT1	SCK_0	DSPI_0	I/O					
C[5]	PCR[37]	ALT2	SCK_4	DSPI_4	I/O	Slow	Medium	7	13	21
		ALT3	DEBUG[5]	SSCM	_					
			EIRQ[23]	SIUL	I		+ $+$ $+$ $+$			
		ALT0	GPIO[38]	SIUL	I/O					
		ALT1	SOUT_0	DSPI_0	0			• -		
C[6]	PCR[38]	ALT2	—	—	—	Slow	Medium	n 98	142	174
		ALT3	DEBUG[6]	SSCM						
		—	EIRQ[24]	SIUL	I					

Table 7. Pin muxing⁽¹⁾ (continued)



		Alternate			J/O	-	peed ⁽⁶⁾		Pin			
Port pin	PCR No.	function ^{(2),} (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 ⁽⁷⁾		
		•		Po	ort G							
		ALT0	GPIO[96]	SIUL	I/O							
		ALT1	F[0]	FCCU	0							
G[0]	PCR[96]	ALT2	—	—	—	Slow	Medium	—	38	46		
		ALT3	—	—	—							
		—	EIRQ[30]	SIUL	I							
		ALT0	GPIO[97]	SIUL	I/O							
		ALT1	F[1]	FCCU	0							
G[1]	PCR[97]	ALT2	—	—	—	Slow	Medium		141	173		
		ALT3		_	_							
			EIRQ[31]	SIUL	I							
		ALT0	GPIO[98]	SIUL	I/O							
		ALT1	—	—	—			Medium —	102			
G[2]	PCR[98]	ALT2	—	—	—	Slow	Medium			126		
		ALT3	—	—								
		—	SIN_4	DSPI_4	I							
		ALT0	GPIO[99]	SIUL	I/O		Slow Medium					
G[3]	PCR[99]	ALT1		—	_	Slow			104	128		
		ALT2	SOUT_4	DSPI_4	0							
		ALT3		—	—							
		ALT0	GPIO[100]	SIUL	I/O							
G[4]	PCR[100]	ALT1	—	—	—	Slow	Medium		100	124		
		ALI2	SCK_4	DSPI_4	I/O							
		ALT3		—								
		ALT0	GPIO[101]	SIUL	I/O							
G[5]	PCR[101]	ALT1	_		—	Slow	Medium		85	103		
		ALIZ	CS0_4	DSPI_4	I/O							
		ALT3										
		ALT0	GPIO[102]	SIUL	I/O							
G[6]	PCR[102]	ALT1			_	Slow	Medium		98	122		
		ALT2	CS1_4	DSPI_4	0							
		ALT3	_									
		ALT0	GPIO[103]	SIUL	I/O							
G[7]	PCR[103]	ALT1				Slow	Medium	—	83	101		
	FUR[103]	ALT2 ALT3	CS2_4	DSPI_4	0	0.000						
		ALIS	_	_	_							

Table 7. Pin muxing⁽¹⁾ (continued)



3.3 Absolute maximum ratings

		Table 9. Absolute max	imum ratings	(.)	1	
Symbol		Parameter	Conditions	Min	Max ⁽²⁾	Unit
V _{SS_HV}	SR	Digital ground	—	0	0	V
V _{DD_HV_IOx} ⁽³⁾	SR	3.3 V / 5.0 V input/output supply voltage with respect to ground (V _{SS_HV})	_	-0.3	6.0	V
$V_{SS_HV_IOx}$	SR	Input/output ground voltage with respect to ground (V _{SS_HV})	_	-0.1	0.1	V
		3.3 V / 5.0 V code and data flash	—	-0.3	6.0	
V _{DD_HV_FL}	SR	memory supply voltage with respect to ground (V_{SS_HV})	Relative to V _{DD_HV_IOx}	-0.3	V _{DD_HV_IOx} + 0.3	V
V _{SS_HV_FL}	SR	Code and data flash memory ground with respect to ground $(V_{\mbox{SS}_{\mbox{HV}}})$	_	-0.1	0.1	V
		3.3 V / 5.0 V crystal oscillator	—	-0.3	6.0	
V _{DD_HV_OSC}	SR	amplifier supply voltage with respect to ground (V_{SS_HV})	Relative to V _{DD_HV_IOx}	-0.3	V _{DD_HV_IOx} + 0.3	V
V _{SS_HV_OSC}	SR	3.3 V / 5.0 V crystal oscillator amplifier reference voltage with respect to ground (V _{SS_HV})	_	-0.1	0.1	V
		3.3 V / 5.0 V voltage regulator supply	—	- 0.3	6.0	
V _{DD_HV_REG}	SR	voltage with respect to ground (V_{SS_HV})	Relative to V _{DD_HV_IOx}	- 0.3	V _{DD_HV_IOx} + 0.3	V
	SR	3.3 V / 5.0 V ADC supply and high reference voltage with respect to	V _{DD_HV_REG} < 2.7 V	- 0.3	V _{DD_HV_REG} + 0.3	v
V _{DD_HV_AD}	SIX	ground (V _{SS_HV})	V _{DD_HV_REG} > 2.7 V	- 0.3	6.0	v
V _{SS_HV_AD}	SR	ADC ground and low reference voltage with respect to ground (V _{SS_HV})	_	-0.1	0.1	V
TV _{DD}	SR	Slope characteristics on all V_{DD} during power up ⁽⁴⁾ with respect to ground (V_{SS_HV})	_	3.0 ⁽⁵⁾	500 x 10 ³ (0.5 [V/µs])	V/s
		Voltage on any pin with respect to	—	-0.3	6.0	
V _{IN}	SR	ground (V_{SS_HV_IOx}) with respect to ground (V_{SS_HV})	Relative to V _{DD_HV_IOx}	-0.3	V _{DD_HV_IOx} + 0.3	V
V	SR	Analog input voltage	V _{DD_HV_REG} < 2.7 V	V _{SS_HV_AD} - 0.3	V _{DD_HV_AD} + 0.3	V
V _{INAN}			V _{DD_HV_REG} > 2.7 V	V _{SS_HV_AD}	V _{DD_HV_AD}	V
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA

Table 9. Absolute maximum ratings⁽¹⁾



			- ·			
Symbol		Parameter	Conditions	Min	Max ⁽²⁾	Unit
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I _{VDD_LV}	SR	Low voltage static current sink through V_{DD_LV}	_	_	155	mA
T _{STG}	SR	Storage temperature	—	-55	150	°C
TJ	SR	Junction temperature under bias	—	-40	150	°C

Table 9. Absolute maximum ratings⁽¹⁾ (continued)


 Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.

- 3. The difference between each couple of voltage supplies must be less than 300 mV, $|V_{DD_HV_IOy} V_{DD_HV_IOx}| < 300$ mV.
- 4. Guaranteed by device validation.
- 5. Minimum value of TV_{DD} must be guaranteed until V_{DD HV REG} reaches 2.6 V (maximum value of V_{PORH}).

Figure 5 shows the constraints of the different power supplies.

Figure 5. Power supplies constraints



The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard V_{DD_HV} supply. *Figure 6* shows the constraints of the ADC power supply.

DocID18340 Rev 6



 $\mathsf{R}_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $\mathsf{R}_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using *Equation 3*:

Equation 3 $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

T_T= thermocouple temperature on top of the package (°C)

 Ψ_{JT} = thermal characterization parameter (°C/W)

 P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

3.5.1.1 References

Semiconductor Equipment and Materials International 3081 Zanker Road San Jose, CA 95134 U.S.A. (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at jedec.org web site.

1. C.E. Triplett and B. Joiner, *An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module*, Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.

2. G. Kromann, S. Shidore, and S. Addison, *Thermal Modeling of a PBGA for Air-Cooled Applications*, Electronic Packaging and Production, pp. 53-58, March 1998.

3. B. Joiner and V. Adams, *Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling*, Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.



3.6 Electromagnetic interference (EMI) characteristics

					1	
Parameter	Symbol	Conditions	f _{OSC} /f _{BUS}	Frequency	Level (Max)	Unit
$V_{DD} = 5 V;$ $T_{A} = 25 °C$ 150 kHz-30 l		8 MHz crystal	150 kHz–150 MHz	18	dBμV	
	Radiated	T _A = 25 °C	64 MHz bus No PLL frequency modulation 8 MHz crystal 64 MHz bus ±2% PLL frequency modulation	150–1000 MHz	12	υσμν
		150 kHz–30 MHz RBW 9 kHz, Step Size 5 kHz		IEC Level	М	_
V _{RE_TEM}	emissions,			150 kHz–150 MHz	18	dBμV
	electric field			150–1000 MHz	12	υσμν
		30 MHz–1 GHz RBW 120 kHz, Step Size 80 kHz		IEC Level	М	_

Table 14. EMI testing specifications

3.7 Electrostatic discharge (ESD) characteristics

Symbol		Parameter	Conditions	Value	Unit
V _{ESD(HBM)}	SR	Electrostatic discharge (Human Body Model)	—	2000	V
N/	СD	Electrostatic discharge (Charged Device Medel)		750 (corners)	V
V _{ESD} (CDM)	SK	R Electrostatic discharge (Charged Device Model)	_	500 (other)	V

Table 15. ESD ratings⁽¹⁾⁽²⁾

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3.8 **Power management electrical characteristics**

3.8.1 Voltage regulator electrical characteristics

The internal voltage regulator requires an external NPN ballast to be connected as shown in *Figure 9. Table 16* contains all approved NPN ballast components. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the $V_{DD_HV_REG}$, BCTRL and $V_{DD_LV_CORx}$ pins to less than L_{Reg} , see *Table 17*.

Note: The voltage regulator output cannot be used to drive external circuits. Output pins are used only for decoupling capacitances.

 $V_{DD_LV_COR}$ must be generated using internal regulator and external NPN transistor. It is not possible to provide $V_{DD_LV_COR}$ through external regulator.

For the SPC56xP54x/SPC56xP60x microcontroller, capacitors, with total values not below C_{DEC1} , should be placed between $V_{DD_LV_CORx}/V_{SS_LV_CORx}$ close to external ballast transistor emitter. 4 capacitors, with total values not below C_{DEC2} , should be placed close to microcontroller pins between each $V_{DD_LV_CORx}/V_{SS_LV_CORx}$ supply pairs and the



Symbol		Deromotor	Conditions ⁽¹⁾	Value		Unit
		Parameter	Conditions	Min	Max	
V _{PORH}	Т	Power-on reset threshold	—	1.5	2.7	V
V _{PORUP}	Ρ	Supply for functional POR module	T _A = 25°C	1.0		V
V _{REGLVDMOK_H}	Ρ	Regulator low voltage detector high threshold	—	_	2.95	V
V _{REGLVDMOK_L}	Ρ	Regulator low voltage detector low threshold	—	2.6	_	V
V _{FLLVDMOK_H}	Ρ	Flash memory low voltage detector high threshold	—	_	2.95	V
V _{FLLVDMOK_L}	Ρ	Flash memory low voltage detector low threshold	—	2.6	—	V
V _{IOLVDMOK_H}	Ρ	I/O low voltage detector high threshold	—	_	2.95	V
V _{IOLVDMOK_L}	Ρ	I/O low voltage detector low threshold	—	2.6		V
V _{IOLVDM5OK_H}	Ρ	I/O 5V low voltage detector high threshold	—	_	4.4	V
V _{IOLVDM5OK_L}	Ρ	I/O 5V low voltage detector low threshold	—	3.8	_	V
V _{MLVDDOK_H}	Ρ	Digital supply low voltage detector high	—	—	1.15	V
V _{MLVDDOK_L}	Ρ	Digital supply low voltage detector low	—	1.08	—	V

Table 18. Low voltage monitor electrical characteristics

1. V_{DD} = 3.3V ± 10% / 5.0V ± 10%, T_A = -40 °C to T_{A MAX}, unless otherwise specified.

3.9 Power Up/Down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC56xP54x/SPC56xP60x implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- 1. A POWER_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER_ON (or POR) signal is active low.
 - Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER_ON is active.
 - A POWER_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER_OK is low the associated modules are set into a safe state.



Symbo	I	Parameter Conditions Min		Min	Мах	Unit	
	Р		V _{IN} = V _{IL}	10	—		
I _{PD}	F	Equivalent pull-down current	$V_{IN} = V_{IH}$	—	130	μA	
I _{IL}	Р	Input leakage current (all bidirectional ports)	$T_A = -40$ to 125 °C	_	1	μA	
I _{IL}	Ρ	Input leakage current (all ADC input-only ports)	$T_A = -40$ to 125 °C	_	0.5	μA	
C _{IN}	D	Input capacitance	—	_	10	pF	
1		D	RESET, equivalent pull-up current	$V_{IN} = V_{IL}$	–130	—	
I _{PU}		RESET, equivalent puil-up current	$V_{IN} = V_{IH}$	—	-10	μA	
1	D	RESET, equivalent pull-down	$V_{IN} = V_{IL}$	10		μA	
IPD		current	V _{IN} = V _{IH}		130	μΑ	

Table 22. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)⁽¹⁾ (continued)

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in Table 9.



Ш
ē
<u>₽</u>
<u>-</u>
<u>હ</u>
ົ
ž
ar
ခ
Ť
ž.
ş
ត
"

DocID18340 Rev 6

70/105

O maked		Demonstern			Value			
Symbol		Parameter		Conditions	Тур	Max	- Unit	
I _{DD_HV} (CAN)	т	CAN (FlexCAN) supply current on VDD_HV_REG	500 Kbyte/s	Total (static + dynamic) consumption: – FlexCAN in loop-back mode – XTAL@ 8 MHz used as CAN engine clock source – Message sending period is 580 μs	21.6 * f _{periph}	28.1* f _{periph}		
I _{DD_HV(SCI)}	DD_HV(SCI) T SCI (LINFlex) supply current on VDD_HV_REG		Total (static + dynamic) consumption: – LIN mode – Baudrate: 115.2 Kbyte/s		10.8 * f _{periph}	14.1 * f _{periph}	μA	
I _{DD_HV(SPI)}	т	SPI (DSPI) supply Ballast dynamic consumption (conti current on – Baudrate: 2 Mbit/s VDD_HV_REG – Transmission every 8 μs – Frame: 16 bits		on (continuous	4.8 * f _{periph}	6.3 * f _{periph}		
I _{DD_HV(ADC)}	т	ADC supply current on VDD_HV_REG	VDD = 5.5 V	Ballast dynamic consumption (continuous conversion)	120 * f _{periph}	156 * f _{periph}		
DD_HV_ADC(ADC)	Т	ADC supply current on VDD_HV_ADC	VDD = 5.5 V	Analog dynamic consumption (continuous conversion)	0.005 * f _{periph} + 2.8	0.007 * f _{periph} + 3.4	mA	
I _{DD_HV(eTimer)}	т	eTimer supply current on VDD_HV_REG	PWM signals generation on all 1 channel @10kHz	Dynamic consumption does not change varying the frequency	1.8	2.4	mA	
I _{DD_HV(FlexRay)}	т	FlexRay supply current on VDD_HV_REG	Static consumption		4.2 * f _{periph}	5.5 * f _{periph}	μA	

1. Operating conditions: $f_{periph} = 8 \text{ MHz}$ to 64 MHz

 C_S with respect to the ideal source V_A ; the time constant $R_F C_F$ of the filter is very high with respect to the sampling time (T_S). The filter is typically designed to act as anti-aliasing.




Figure 19. Spectral representation of input signal

Calling f_0 the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter, f_F), according to the Nyquist theorem the conversion rate f_C must be at least $2f_0$; it means that the constant time of the filter is greater than or at least equal to twice the conversion period (T_C). Again the conversion period T_C is longer than the sampling time T_S , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter R_FC_F is definitively much higher than the sampling time T_S , so the charge level on C_S cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on C_S ; from the two charge balance equations above, it is simple to derive *Equation 11* between the ideal and real sampled voltage on C_S :

Equation 11

$$\frac{V_A}{V_{A2}} = \frac{C_{P1} + C_{P2} + C_F}{C_{P1} + C_{P2} + C_F + C_S}$$

From this formula, in the worst case (when V_A is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on C_F value:

Equation 12

$$C_F > 2048 \times C_S$$

57

				ianie een nomee actuag poit aning	(0011000)			
No.	Symbol		с	Parameter	Value			Unit
				Farameter	Min	Тур	Мах	Unit
6	t _{NTDIS}	CC	D	TDI data setup time	6	—	—	ns
0	t _{NTMSS}	СС	D	TMS data setup time	6	_	—	ns
7	t _{NTDIH}	СС	D	TDI data hold time	10	_		ns
<i>'</i>	t _{NTMSH}	СС	D	TMS data hold time	10	—		ns
8	t _{TDOV}	СС	D	TCK low to TDO data valid	_		35	ns
9	t _{TDOI}	СС	D	TCK low to TDO data invalid	6		—	ns

Table 39. Nexus debug port timing⁽¹⁾ (continued)

1. All values need to be confirmed during device validation.

2. Lower frequency is required to be fully compliant to standard.








Figure 26. Nexus event trigger and test clock timings







3.18.4 External interrupt timing (IRQ pin)


Table 40. External interrupt timing ⁽¹⁾	Table 40. Externa	al interrupt timing ⁽¹⁾
--	-------------------	------------------------------------

No.	Symbol		С	Parameter	Conditions	Min	Max	Unit
1	t _{IPWL}	СС	D	IRQ pulse width low	—	4	—	t _{CYC}
2	t _{IPWH}	СС	D	IRQ pulse width high	_	4	_	t _{CYC}
3	t _{ICYC}	СС	D	IRQ edge to edge time ⁽²⁾	_	4 + N ⁽³⁾	_	t _{CYC}

1. IRQ timing specified at f_{SYS} = 64 MHz and $V_{DD_HV_IOx}$ = 3.0 V to 5.5 V, T_A = T_L to T_H , and CL = 200pF with SRC = 0b00.

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N= ISR time to clear the flag.










Figure 32. DSPI classic SPI timing — slave, CPHA = 1





DocID18340 Rev 6






Figure 34. DSPI modified transfer format timing — master, CPHA = 1

