



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	49
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 3.6V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap60l3beaby">https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap60l3beaby</a>

## Contents

<b>1</b>	<b>Introduction</b>	<b>8</b>
1.1	Document overview	8
1.2	Description	8
1.3	Device comparison	8
1.4	Block diagram	10
1.5	Feature details	14
1.5.1	High performance e200z0h core processor	14
1.5.2	Crossbar switch (XBAR)	14
1.5.3	Enhanced direct memory access (eDMA)	15
1.5.4	On-chip flash memory with ECC	15
1.5.5	On-chip SRAM with ECC	16
1.5.6	Interrupt controller (INTC)	16
1.5.7	System clocks and clock generation	17
1.5.8	Frequency modulated phase-locked loop (FMPLL)	17
1.5.9	Main oscillator	18
1.5.10	Internal RC oscillator	18
1.5.11	Periodic interrupt timer (PIT)	18
1.5.12	System timer module (STM)	18
1.5.13	Software watchdog timer (SWT)	19
1.5.14	Fault collection and control unit (FCCU)	19
1.5.15	System integration unit (SIUL)	19
1.5.16	Boot and censorship	19
1.5.17	Error correction status module (ECSM)	20
1.5.18	FlexCAN	20
1.5.19	Safety port (FlexCAN)	21
1.5.20	FlexRay	21
1.5.21	Serial communication interface module (LINFlex)	22
1.5.22	Deserial serial peripheral interface (DSPI)	22
1.5.23	eTimer	23
1.5.24	Analog-to-digital converter (ADC)	24
1.5.25	Cross triggering unit (CTU)	24
1.5.26	Cyclic redundancy check (CRC)	25
1.5.27	Nexus development interface (NDI)	25
1.5.28	IEEE 1149.1 (JTAG) controller	26

allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority.
  - Modifying the priority can be used to implement the Priority Ceiling Protocol for accessing shared resources.
- 2 external high priority interrupts directly accessing the main core and IOP critical interrupt mechanism

The INTC module is replicated for each processor.

## 1.5.7 System clocks and clock generation

The following list summarizes the system clock and clock generation on the SPC56xP54x/SPC56xP60x:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider ( $\div 1, \div 2, \div 4, \div 8$ )
- Programmable output clock divider ( $\div 1, \div 2, \div 3$  to  $\div 256$ )
- eTimer module running at the same frequency as the e200z0h core
- On-chip oscillator with automatic level control
- Internal 16 MHz RC oscillator for rapid start-up and safe mode
  - Supports frequency trimming by user application

## 1.5.8 Frequency modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4 MHz to 40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The FMPLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:

- Input clock frequency from 4 MHz to 40 MHz
- Voltage controlled oscillator (VCO) range from 256 MHz to 512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the PLL to relock
- Modulation enabled/disabled through software

### 1.5.13 Software watchdog timer (SWT)

The SWT has the following features:

- Fault tolerant output
- Safe internal RC oscillator as reference clock
- Windowed watchdog
- Program flow control monitor with 16-bit pseudorandom key generation

The SWT module is replicated for each processor.

### 1.5.14 Fault collection and control unit (FCCU)

The FCCU provides an independent fault reporting mechanism even if the CPU is exhibiting unstable behaviors. The FCCU module has the following features:

- Redundant collection of hardware checker results
- Redundant collection of error information and latch of faults from critical modules on the device
- Collection of self-test results
- Configurable and graded fault control
  - Internal reactions (no internal reaction, IRQ)
  - External reaction (failure is reported to the external/surrounding system via configurable output pins)

### 1.5.15 System integration unit (SIUL)

The SPC56xP54x/SPC56xP60x SIUL controls MCU pad configuration, external interrupts, general purpose I/O (GPIO) pin configuration, and internal peripheral multiplexing.

The pad configuration block controls the static electrical characteristics of I/O pins. The GPIO block provides uniform and discrete input/output control of the I/O pins of the MCU.

The SIUL provides the following features:


- Centralized general purpose input output (GPIO) control of input/output pins and analog input-only pads (package dependent)
- All GPIO pins can be independently configured to support pull-up, pull down, or no pull
- Reading and writing to GPIO supported both as individual pins and 16-bit wide ports
- All peripheral pins (except ADC channels) can be alternatively configured as both general purpose input or output pins
- ADC channels support alternative configuration as general purpose inputs
- Direct readback of the pin value is supported on all pins through the SIU
- Configurable digital input filter that can be applied to some general purpose input pins for noise elimination
  - Up to 4 internal functions can be multiplexed onto one pin

### 1.5.16 Boot and censorship

Different booting modes are available in the SPC56xP54x/SPC56xP60x:

- From internal flash memory
- Via a serial link

**Figure 3. LQFP144 pinout (top view)<sup>(c)</sup>**



c. Availability of port pin alternate functions depends on product selection.

2. LQFP176 available only as development package.
3. In this pin there is an internal pull; refer to JTAGC chapter in the device reference manual for pull direction.
4. Its configuration can be set up by the PCR[108] register inside the SIU module. See SIUL chapter in the device reference manual.

### 2.2.3 Pin muxing

*Table 7* defines the pin list and muxing for the SPC56xP54x/SPC56xP60x devices relative to Full-featured version.

Each row of *Table 7* shows all the possible ways of configuring each pin, via “alternate functions”. The default function assigned to each pin after reset is the ALT0 function.

Pins marked as external interrupt capable can also be used to resume from STOP and HALT mode.

SPC56xP54x/SPC56xP60x devices provide four main I/O pad types depending on the associated functions:

- *Slow pads* are the most common, providing a compromise between transition time and low electromagnetic emission.
- *Medium pads* provide fast enough transition for serial communication channels with controlled current to reduce electromagnetic emission.
- *Fast pads* provide maximum speed. They are used for improved NEXUS debugging capability.
- *Symmetric pads* are designed to meet FlexRay requirements.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

**Table 7. Pin muxing<sup>(1)</sup>**

Port pin	PCR No.	Alternate function <sup>(2), (3)</sup>	Functions	Peripheral <sup>(4)</sup>	I/O direction <sup>(5)</sup>	Pad speed <sup>(6)</sup>		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
Port A										
A[0]	PCR[0]	ALT0 ALT1 ALT2 ALT3 —	GPIO[0] ETC[0] SCK_2 F[0] EIRQ[0]	SIUL eTimer_0 DSPI_2 FCCU SIUL	I/O I/O I/O O I	Slow	Medium	51	73	89
A[1]	PCR[1]	ALT0 ALT1 ALT2 ALT3 —	GPIO[1] ETC[1] SOUT_2 F[1] EIRQ[1]	SIUL eTimer_0 DSPI_2 FCCU SIUL	I/O I/O O O I	Slow	Medium	52	74	90

Table 7. Pin muxing<sup>(1)</sup> (continued)

Port pin	PCR No.	Alternate function <sup>(2), (3)</sup>	Functions	Peripheral <sup>(4)</sup>	I/O direction <sup>(5)</sup>	Pad speed <sup>(6)</sup>		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
A[2] (8)	PCR[2]	ALT0	GPIO[2]	SIUL	I/O	Slow	Medium	57	84	102
		ALT1	ETC[2]	eTimer_0	I/O					
		ALT2	CS3_4	DSPI_4	O					
		ALT3	—	—	—					
		—	SIN_2	DSPI_2	I					
		—	ABS[0]	MC_RGM	I					
		—	EIRQ[2]	SIUL	I					
A[3] (8)	PCR[3]	ALT0	GPIO[3]	SIUL	I/O	Slow	Medium	64	92	116
		ALT1	ETC[3]	eTimer_0	I/O					
		ALT2	CS0_2	DSPI_2	I/O					
		ALT3	—	—	—					
		—	ABS[1]	MC_RGM	I					
		—	EIRQ[3]	SIUL	I					
A[4] (8)	PCR[4]	ALT0	GPIO[4]	SIUL	I/O	Slow	Medium	75	108	132
		ALT1	ETC[0]	eTimer_1	I/O					
		ALT2	CS1_2	DSPI_2	O					
		ALT3	ETC[4]	eTimer_0	I/O					
		—	FAB	MC_RGM	I					
		—	EIRQ[4]	SIUL	I					
A[5]	PCR[5]	ALT0	GPIO[5]	SIUL	I/O	Slow	Medium	8	14	22
		ALT1	CS0_1	DSPI_1	I/O					
		ALT2	ETC[5]	eTimer_1	I/O					
		ALT3	CS7_0	DSPI_0	O					
		—	EIRQ[5]	SIUL	I					
A[6]	PCR[6]	ALT0	GPIO[6]	SIUL	I/O	Slow	Medium	2	2	2
		ALT1	SCK_1	DSPI_1	I/O					
		ALT2	CS2_4	DSPI_4	I/O					
		ALT3	—	—	—					
		—	EIRQ[6]	SIUL	I					
A[7]	PCR[7]	ALT0	GPIO[7]	SIUL	I/O	Slow	Medium	4	10	18
		ALT1	SOUT_1	DSPI_1	O					
		ALT2	CS1_4	DSPI_4	I/O					
		ALT3	—	—	—					
		—	EIRQ[7]	SIUL	I					
A[8]	PCR[8]	ALT0	GPIO[8]	SIUL	I/O	Slow	Medium	6	12	20
		—	—	—	—					
		ALT2	CS0_4	DSPI_4	I/O					
		ALT3	—	—	—					
		—	SIN_1	DSPI_1	I					
		—	EIRQ[8]	SIUL	I					

**Table 7. Pin muxing<sup>(1)</sup> (continued)**

Port pin	PCR No.	Alternate function <sup>(2)</sup> , (3)	Functions	Peripheral <sup>(4)</sup>	I/O direction <sup>(5)</sup>	Pad speed <sup>(6)</sup>		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
D[7]	PCR[55]	ALT0 ALT1 ALT2 ALT3	GPIO[55] CS3_1 — CS4_0 — SIN_3	SIUL DSPI_1 — DSPI_0 DSPI_3	I/O O — O I	Slow	Medium	26	37	45
D[8]	PCR[56]	ALT0 ALT1 ALT2 ALT3	GPIO[56] CS2_1 RDY CS5_0	SIUL DSPI_1 nexus_0 DSPI_0	I/O O O O	Slow	Medium	21	32	40
D[9]	PCR[57]	ALT0 ALT1 ALT2 ALT3	GPIO[57] — TXD CS6_1	SIUL — LINFlex_1 DSPI_1	I/O — O O	Slow	Medium	15	26	34
D[10]	PCR[58]	ALT0 ALT1 ALT2 ALT3	GPIO[58] — CS0_3 —	SIUL — DSPI_3 —	I/O — I/O —	Slow	Medium	53	76	92
D[11]	PCR[59]	ALT0 ALT1 ALT2 ALT3	GPIO[59] — CS1_3 SCK_3	SIUL — DSPI_3 DSPI_3	I/O — O I/O	Slow	Medium	54	78	94
D[12]	PCR[60]	ALT0 ALT1 ALT2 ALT3	GPIO[60] — — CS7_1 — RXD	SIUL — — DSPI_1 LINFlex_1	I/O — — O I	Slow	Medium	70	99	123
D[13]	PCR[61]	ALT0 ALT1 ALT2 ALT3	GPIO[61] — CS2_3 SOUT_3	SIUL — DSPI_3 DSPI_3	I/O — O O	Slow	Medium	67	95	119
D[14]	PCR[62]	ALT0 ALT1 ALT2 ALT3	GPIO[62] — CS3_3 — — SIN_3	SIUL — DSPI_3 — DSPI_3	I/O — O — I	Slow	Medium	73	105	129
D[15]	PCR[63]	ALT0 ALT1 ALT2 ALT3	GPIO[63] — — — — AN[20]	SIUL — — — ADC_0	Input Only	—	—	41	58	66

**Table 7. Pin muxing<sup>(1)</sup> (continued)**

Port pin	PCR No.	Alternate function <sup>(2), (3)</sup>	Functions	Peripheral <sup>(4)</sup>	I/O direction <sup>(5)</sup>	Pad speed <sup>(6)</sup>		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
E[15]	PCR[79]	ALT0	GPIO[79]	SIUL	I/O	Slow	Medium	—	121	145
		ALT1	—	—	—					
		ALT2	—	—	—					
		ALT3	—	—	—	Slow	Medium	—	121	145
		—	SIN_3	DSPI_3						
		—	EIRQ[27]	SIUL						
Port F										
F[0]	PCR[80]	ALT0	GPIO[80]	SIUL	I/O	Slow	Medium	—	133	157
		ALT1	DBG_0	FlexRay_0	O					
		ALT2	CS3_3	DSPI_3	O					
F[1]	PCR[81]	ALT3	—	—	—	Slow	Medium	—	135	159
		—	EIRQ[28]	SIUL						
F[2]	PCR[82]	ALT0	GPIO[81]	SIUL	I/O	Slow	Medium	—	137	161
		ALT1	DBG_1	FlexRay_0	O					
		ALT2	CS2_3	DSPI_3	O					
		ALT3	—	—	—					
F[3]	PCR[83]	ALT0	GPIO[82]	SIUL	I/O	Slow	Medium	—	139	167
		ALT1	DBG_2	FlexRay_0	O					
		ALT2	CS1_3	DSPI_3	O					
		ALT3	—	—	—					
F[4]	PCR[84]	ALT0	—	—	—	Slow	Fast	—	4	4
		ALT1	—	—	—					
		ALT2	MDO[3]	nexus_0	O					
		ALT3	—	—	—					
F[5]	PCR[85]	ALT0	—	—	—	Slow	Fast	—	5	13
		ALT1	—	—	—					
		ALT2	MDO[2]	nexus_0	O					
		ALT3	—	—	—					
F[6]	PCR[86]	ALT0	GPIO[86]	SIUL	I/O	Slow	Fast	—	8	16
		ALT1	—	—	—					
		ALT2	MDO[1]	nexus_0	O					
		ALT3	—	—	—					

**Table 7. Pin muxing<sup>(1)</sup> (continued)**


Port pin	PCR No.	Alternate function <sup>(2)</sup> , (3)	Functions	Peripheral <sup>(4)</sup>	I/O direction <sup>(5)</sup>	Pad speed <sup>(6)</sup>		Pin		
						SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>
Port G										
G[0]	PCR[96]	ALT0 ALT1 ALT2 ALT3 —	GPIO[96] F[0] — — EIRQ[30]	SIUL FCCU — — SIUL	I/O O — — I	Slow	Medium	—	38	46
G[1]	PCR[97]	ALT0 ALT1 ALT2 ALT3 —	GPIO[97] F[1] — — EIRQ[31]	SIUL FCCU — — SIUL	I/O O — — I	Slow	Medium	—	141	173
G[2]	PCR[98]	ALT0 ALT1 ALT2 ALT3 —	GPIO[98] — — — SIN_4	SIUL — — — DSPI_4	I/O — — — I	Slow	Medium	—	102	126
G[3]	PCR[99]	ALT0 ALT1 ALT2 ALT3	GPIO[99] — SOUT_4 —	SIUL — DSPI_4 —	I/O — O —	Slow	Medium	—	104	128
G[4]	PCR[100]	ALT0 ALT1 ALT2 ALT3	GPIO[100] — SCK_4 —	SIUL — DSPI_4 —	I/O — I/O —	Slow	Medium	—	100	124
G[5]	PCR[101]	ALT0 ALT1 ALT2 ALT3	GPIO[101] — CS0_4 —	SIUL — DSPI_4 —	I/O — I/O —	Slow	Medium	—	85	103
G[6]	PCR[102]	ALT0 ALT1 ALT2 ALT3	GPIO[102] — CS1_4 —	SIUL — DSPI_4 —	I/O — O —	Slow	Medium	—	98	122
G[7]	PCR[103]	ALT0 ALT1 ALT2 ALT3	GPIO[103] — CS2_4 —	SIUL — DSPI_4 —	I/O — O —	Slow	Medium	—	83	101

**Table 9. Absolute maximum ratings<sup>(1)</sup> (continued)**

Symbol		Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	—	-50	50	mA
I <sub>VDD_LV</sub>	SR	Low voltage static current sink through V <sub>DD_LV</sub>	—	—	155	mA
T <sub>STG</sub>	SR	Storage temperature	—	-55	150	°C
T <sub>J</sub>	SR	Junction temperature under bias	—	-40	150	°C

1. Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
2. Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.
3. The difference between each couple of voltage supplies must be less than 300 mV, |V<sub>DD\_HV\_Ioy</sub> - V<sub>DD\_HV\_Iox</sub>| < 300 mV.
4. Guaranteed by device validation.
5. Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD\_HV\_REG</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).

*Figure 5* shows the constraints of the different power supplies.

**Figure 5. Power supplies constraints**

The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard V<sub>DD\_HV</sub> supply. *Figure 6* shows the constraints of the ADC power supply.

Figure 10. Power-up typical sequence




Figure 11. Power-down typical sequence





Figure 12. Brown-out typical sequence



## 3.10 NVUSRO register

Portions of the device configuration, such as high voltage supply, and watchdog enable/disable after reset are controlled via bit values in the non-volatile user options register (NVUSRO) register.

For a detailed description of the NVUSRO register, please refer to the device reference manual.

### 3.10.1 NVUSRO[PAD3V5V] field description

*Table 19* shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 19. PAD3V5V field description<sup>(1)</sup>

Value <sup>(2)</sup>	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

1. See the device reference manual for more information on the NVUSRO register.

2. '1' is delivery value. It is part of shadow Flash, thus programmable by customer.


The DC electrical characteristics are dependent on the PAD3V5V bit value.

## 3.11 DC electrical characteristics

### 3.11.1 DC electrical characteristics (5 V)

[Table 20](#) gives the DC electrical characteristics at 5 V ( $4.5 \text{ V} < V_{DD\_HV\_IOx} < 5.5 \text{ V}$ , NVUSRO[PAD3V5V]=0) as described in [Figure 13](#).

**Figure 13. I/O input DC electrical characteristics definition**



**Table 20. DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V]=0)**

Symbol		Parameter	Conditions	Min	Max	Unit
$V_{IL}$	D	Minimum low level input voltage	—	-0.1 <sup>(1)</sup>	—	V
$V_{IL}$	P	Maximum level input voltage	—	—	0.35 $V_{DD\_HV\_IOx}$	V
$V_{IH}$	P	Minimum high level input voltage	—	0.65 $V_{DD\_HV\_IOx}$	—	V
$V_{IH}$	D	Maximum high level input voltage	—	—	$V_{DD\_HV\_IOx} + 0.1^{(1)}$	V
$V_{HYS}$	T	Schmitt trigger hysteresis	—	0.1 $V_{DD\_HV\_IOx}$	—	V
$V_{OL\_S}$	P	Slow, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD\_HV\_IOx}$	V
$V_{OH\_S}$	P	Slow, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD\_HV\_IOx}$	—	V
$V_{OL\_M}$	P	Medium, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD\_HV\_IOx}$	V
$V_{OH\_M}$	P	Medium, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD\_HV\_IOx}$	—	V
$V_{OL\_F}$	P	Fast, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD\_HV\_IOx}$	V
$V_{OH\_F}$	P	Fast, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD\_HV\_IOx}$	—	V
$V_{OL\_SYM}$	P	Symmetric, low level output voltage	$I_{OL} = 3 \text{ mA}$	—	0.1 $V_{DD\_HV\_IOx}$	V
$V_{OH\_SYM}$	P	Symmetric, high level output voltage	$I_{OH} = -3 \text{ mA}$	0.8 $V_{DD\_HV\_IOx}$	—	V

Table 21. Supply current (5.0 V, NVUSRO[PAD3V5V]=0)

Symbol	Parameter	Conditions	Value		Unit	
			Typ	Max		
$I_{DD\_LV\_CORE}$	T	RUN — Maximum Mode <sup>(1)</sup>	$V_{DD\_LV\_CORE}$ externally forced at 1.3 V ADC Freq = 32 MHz PLL Freq = 64 MHz	64 MHz	90	120
		RUN - Platform consumption, single core <sup>(2)</sup>	VDD_LV_CORE externally forced to 1.3V	16 MHz	21	37
		RUN - Platform consumption, dual core <sup>(3)</sup>		40 MHz	35	55
		RUN — Maximum Mode <sup>(4)</sup>		64 MHz	48	72
		HALT Mode <sup>(5)</sup>		16 MHz	24	41
		STOP Mode <sup>(6)</sup>		40 MHz	42	64
	P	RUN — Maximum Mode <sup>(4)</sup>	$V_{DD\_LV\_CORE}$ externally forced at 1.3 V	64 MHz	58	85
		HALT Mode <sup>(5)</sup>	$V_{DD\_LV\_CORE}$ externally forced at 1.3 V	—	85	113
		STOP Mode <sup>(6)</sup>	$V_{DD\_LV\_CORE}$ externally forced at 1.3 V	—	5.5	15
		Flash memory supply current during read	$V_{DD\_HV\_FL}$ at 5.0 V	—	4.5	13
$I_{DD\_FLASH}$	T	Flash memory supply current during erase operation on 1 flash memory module	$V_{DD\_HV\_FL}$ at 5.0 V	—	—	42
	T	ADC supply current — Maximum Mode	$V_{DD\_HV\_AD}$ at 5.0 V ADC Freq = 16 MHz	—	3	4
$I_{DD\_OSC}$	T	OSC supply current	$V_{DD\_OSC}$ at 5.0 V	8 MHz	2.6	3.2

1. Maximum mode configuration: Code fetched from Flash executed by dual core, SIUL, PIT, ADC\_0, eTimer\_0/1, LINFlex\_0/1, STM, INTc\_0/1, DSPI\_0/1/2/3/4, FlexCAN\_0/1, FlexRay (static consumption), CRC\_0/1, FCCU, SRAM enabled. I/O supply current excluded.
2. RAM, Code and Data Flash powered, code fetched from Flash executed by single core, all peripherals gated; IRC16MHz on, PLL64MHz OFF (except for code running at 64 MHz). Code is performing continuous data transfer from Flash to RAM.
3. RAM, Code and Data Flash powered, code fetched from Flash executed by dual core, all peripherals gated; IRC16MHz on, PLL64MHz OFF (except for code running at 64 MHz). Code is performing continuous data transfer from Flash to RAM.
4. Maximum mode configuration: Code fetched from RAM executed by dual core, SIUL, PIT, ADC\_0, eTimer\_0/1, LINFlex\_0/1, STM, INTc\_0/1, DSPI\_0/1/2/3/4, FlexCAN\_0/1, FlexRay (static consumption), CRC\_0/1, FCCU, SRAM enabled. I/O supply current excluded.
5. HALT mode configuration, only for the "P" classification: Code Flash memory in low power mode, data Flash memory in power down mode, OSC/PLL are OFF, FIRC is ON, Core clock gated, all peripherals are disabled.
6. STOP mode configuration, only for the "P" classification: Code and data Flash memories in power down mode, OSC/PLL are OFF, FIRC is ON, Core clock gated, all peripherals are disabled.


**Table 22. DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V]=1)<sup>(1)</sup> (continued)**

Symbol	Parameter		Conditions	Min	Max	Unit
$I_{PD}$	P	Equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	$\mu A$
			$V_{IN} = V_{IH}$	—	130	
$I_{IL}$	P	Input leakage current (all bidirectional ports)	$T_A = -40$ to $125$ °C	—	1	$\mu A$
$I_{IL}$	P	Input leakage current (all ADC input-only ports)	$T_A = -40$ to $125$ °C	—	0.5	$\mu A$
$C_{IN}$	D	Input capacitance	—	—	10	pF
$I_{PU}$	D	$\overline{RESET}$ , equivalent pull-up current	$V_{IN} = V_{IL}$	-130	—	$\mu A$
			$V_{IN} = V_{IH}$	—	-10	
$I_{PD}$	D	$\overline{RESET}$ , equivalent pull-down current	$V_{IN} = V_{IL}$	10	—	$\mu A$
			$V_{IN} = V_{IH}$	—	130	

1. These specifications are design targets and subject to change per device characterization.

2. "SR" parameter values must not exceed the absolute maximum ratings shown in [Table 9](#).

Figure 15. ADC characteristics and error definitions



### 3.15.1 Input impedance and ADC accuracy

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high-frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as possible, ideally infinite. This capacitor contributes to attenuate the noise present on the input pin; further, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the source impedance value of the transducer or circuit supplying the analog signal to be measured.

3. The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.
4. Actual hardware programming times. This does not include software overhead.
5. Typical bank programming time assumes that all cells are programmed in a single pulse. In reality some cells will require more than one pulse, adding a small overhead to total bank programming time (see Initial Max column).
6. Time between erase suspend resume and next erase suspend.

**Table 34. Flash memory module life**

<b>Symbol</b>		<b>Parameter</b>	<b>Conditions</b>	<b>Value</b>		<b>Unit</b>
				<b>Min</b>	<b>Typ</b>	
P/E	C	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range ( $T_J$ )	—	100000	100000	cycles
P/E	C	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range ( $T_J$ )	—	10000	100000	cycles
P/E	C	Number of program/erase cycles per block for 64 KB blocks over the operating temperature range ( $T_J$ )	—	10000	100000	cycles
P/E	C	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range ( $T_J$ )	—	1000	100000	cycles
Retention	C	Minimum data retention at 85 °C average ambient temperature <sup>(1)</sup>	Blocks with 0 – 1000 P/E cycles	20	—	years
			Blocks with 10000 P/E cycles	10	—	years
			Blocks with 100000 P/E cycles	5	—	years

1. Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

**Table 35. Flash read access timing**

<b>Symbol</b>	<b>C</b>	<b>Parameter</b>	<b>Conditions<sup>(1)</sup></b>	<b>Max</b>	<b>Unit</b>
Fmax	C	Maximum working frequency for Code Flash at given number of WS in worst conditions	2 wait states	66	MHz
			0 wait states	22	
Fmax	C	Maximum working frequency for Data Flash at given number of WS in worst conditions	8 wait states	66	MHz

1. VDD = 3.3 V ± 10% / 5.0 V ± 10%, TA = –40 to 125 °C, unless otherwise specified.

Figure 23. JTAG test access port timing





Figure 27. Nexus TDI, TMS, TDO timing



### 3.18.4 External interrupt timing (IRQ pin)

Table 40. External interrupt timing<sup>(1)</sup>


No.	Symbol	C	Parameter	Conditions	Min	Max	Unit	
1	$t_{IPWL}$	CC	D	IRQ pulse width low	—	4	—	$t_{CYC}$
2	$t_{IPWH}$	CC	D	IRQ pulse width high	—	4	—	$t_{CYC}$
3	$t_{ICYC}$	CC	D	IRQ edge to edge time <sup>(2)</sup>	—	$4 + N^{(3)}$	—	$t_{CYC}$

1. IRQ timing specified at  $f_{SYS} = 64$  MHz and  $V_{DD\_HV\_IOx} = 3.0$  V to 5.5 V,  $T_A = T_L$  to  $T_H$ , and  $CL = 200\text{pF}$  with SRC = 0b00.

2. Applies when IRQ pins are configured for rising edge or falling edge events, but not both.

3. N= ISR time to clear the flag.

Figure 28. External interrupt timing



### 3.18.5 DSPI timing

Table 41. DSPI timing<sup>(1)</sup>

No.	Symbol	C	Parameter	Conditions	Min	Max	Unit	
1	$t_{SCK}$	CC	D	DSPI cycle time	Master (MTFE = 0)	60	—	ns
					Slave (MTFE = 0)	60	—	
2	$t_{CSC}$	CC	D	PCS to SCK delay	—	16	—	ns
3	$t_{ASC}$	CC	D	After SCK delay	—	26	—	ns
4	$t_{SDC}$	CC	D	SCK duty cycle	—	$0.4 \times t_{SCK}$	$0.6 \times t_{SCK}$	ns
5	$t_A$	CC	D	Slave access time	SS active to SOUT valid	—	30	ns
6	$t_{DIS}$	CC	D	Slave SOUT disable time	SS inactive to SOUT High-Z or invalid	—	16	ns
7	$t_{PCSC}$	CC	D	PCSx to PCSS time	—	13	—	ns
8	$t_{PASC}$	CC	D	PCSS to PCSx time	—	13	—	ns
9	$t_{SUI}$	CC	D	Data setup time for inputs	Master (MTFE = 0)	35	—	ns
					Slave	4	—	
					Master (MTFE = 1, CPHA = 0)	35	—	
					Master (MTFE = 1, CPHA = 1)	35	—	
10	$t_{HI}$	CC	D	Data hold time for inputs	Master (MTFE = 0)	-5	—	ns
					Slave	4	—	
					Master (MTFE = 1, CPHA = 0)	11	—	
					Master (MTFE = 1, CPHA = 1)	-5	—	
11	$t_{SUO}$	CC	D	Data valid (after SCK edge)	Master (MTFE = 0)	—	12	ns
					Slave	—	36	
					Master (MTFE = 1, CPHA = 0)	—	12	
					Master (MTFE = 1, CPHA = 1)	—	12	