

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SPI, UART/USART
Peripherals	DMA, POR, PWM, WDT
Number of I/O	80
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	80K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 26x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/spc56ap60l5befar

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Package	Part number							
	768 KB Flash	1 MB Flash						
LQFP144	SPC560P54L5 SPC56AP54L5	SPC560P60L5 SPC56AP60L5						
LQFP100	SPC560P54L3 SPC56AP54L3	SPC560P60L3 SPC56AP60L3						

### Table 1. Device summary



SPC56xP54x/SPC56xP60x is present on the market in two different options enabling different features: Full-featured, and Airbag configuration. *Table 3* shows the main differences between the two versions.

#### Table 3. SPC56xP54x/SPC56xP60x device configuration difference

Feature	Enhanced Full-featured	Full-featured	Airbag
FlexCAN (controller area network)	3	2	2
CTU (cross triggering unit)	Ye	No	
FlexRay Yes (64 message buffer)		No	
DSPI (deserial serial peripheral interface) modules	5		4
CRC (cyclic redundancy check) unit	2	1	

## 1.4 Block diagram

*Figure 1* shows a top-level block diagram of the SPC56xP54x/SPC56xP60x MCU. *Table 4* summarizes the functions of the blocks.






Figure 1. SPC56xP54x/SPC56xP60x block diagram



The flash memory module provides the following features:

- Up to 1024 KB flash memory
  - 14 blocks (2×16 KB + 2×32 KB + 2×16 KB + 2×64 KB + 6×128 KB) code flash
  - 4 blocks (16 KB + 16 KB + 16 KB + 16 KB) data flash
  - Full Read While Write (RWW) capability between code and data flash
- Four 128-bit wide prefetch buffers to provide single cycle in-line accesses (prefetch buffers can be configured to prefetch code or data or both)
- Typical flash memory access time: 0 wait states for buffer hits, 2 wait states for page buffer miss at 64 MHz
- Hardware managed flash memory writes handled by 32-bit RISC Krypton engine
- Hardware and software configurable read and write access protections on a per-master basis.
- Configurable access timing allowing use in a wide range of system frequencies.
- Multiple-mapping support and mapping-based block access timing (0–31 additional cycles) allowing use for emulation of other memory types.
- Software programmable block program/erase restriction control.
- Erase of selected block(s)
- Read page size of 128 bits (4 words)
- 64-bit ECC with single-bit correction, double-bit detection for data integrity
- Embedded hardware program and erase algorithm
- Erase suspend, program suspend and erase-suspended program
- Censorship protection scheme to prevent flash memory content visibility
- Hardware support for EEPROM emulation

### 1.5.5 On-chip SRAM with ECC

The SPC56xP54x/SPC56xP60x SRAM module provides a general-purpose memory of up to 80 KB.

The SRAM module provides the following features:

- Supports read/write accesses mapped to the SRAM memory from any master
- Up to 80 KB general purpose RAM
  - 2 blocks (48 KB + 32 KB)
- Supports byte (8-bit), half word (16-bit), and word (32-bit) writes for optimal use of memory
- Typical SRAM access time: 0 wait state for reads and 32-bit writes; 1 wait state for 8and 16-bit writes if back to back with a read to same memory block

### 1.5.6 Interrupt controller (INTC)

The INTC (interrupt controller) provides priority-based preemptive scheduling of interrupt requests, suitable for statically scheduled hard real-time systems.

For high priority interrupt requests, the time from the assertion of the interrupt request from the peripheral to when the processor is executing the interrupt service routine (ISR) has been minimized. The INTC provides a unique vector for each interrupt request source for quick determination of which ISR needs to be executed. It also provides an ample number of priorities so that lower priority ISRs do not delay the execution of higher priority ISRs. To



The default booting scheme is the one which uses the internal flash memory (an internal pull-down is used to select this mode). The alternate option allows the user to boot via FlexCAN or LINFlex (using the boot assist module software).

A censorship scheme is provided to protect the contents of the flash memory and offer increased security for the entire device.

A password mechanism is designed to grant the legitimate user access to the non-volatile memory.

#### 1.5.16.1 Boot assist module (BAM)

The BAM is a block of read-only one-time programmed memory and is identical for all SPC56xP54x/SPC56xP60x devices that are based on the e200z0h core. The BAM program is executed every time the device is powered on if the alternate boot mode has been selected by the user.

The BAM provides the following features:

- Serial bootloading via FlexCAN or LINFlex.
- BAM can accept a password via the used serial communication channel to grant the legitimate user access to the non-volatile memory.

### 1.5.17 Error correction status module (ECSM)

The ECSM on this device features the following:

- Platform configuration and revision
- ECC error reporting for flash memory and SRAM
- ECC error injection for SRAM

The ECSM module is replicated for each processor.

### 1.5.18 FlexCAN

The FlexCAN module is a communication controller implementing the CAN protocol according to Bosch Specification version 2.0B. The CAN protocol was designed to be used primarily as a vehicle serial data bus, meeting the specific requirements of this field: real-time processing, reliable operation in the EMI environment of a vehicle, cost-effectiveness and required bandwidth. FlexCAN module contains 32 message buffers.

The FlexCAN module provides the following features:

- Full implementation of the CAN protocol specification, Version 2.0B
  - Standard data and remote frames
  - Extended data and remote frames
  - 0 to 8 bytes data length
  - Programmable bit rate as fast as 1 Mbit/s
- 32 message buffers of 0 to 8 bytes data length
- Each message buffer configurable as Rx or Tx, all supporting standard and extended messages
- Programmable loop-back mode supporting self-test operation
- 3 programmable mask registers



The DSPI modules provide these features:

- Full duplex, synchronous transfers
- Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- Up to 28 chip select lines available
  - 8 each on DSPI 0 and DSPI 1
    - 4 each on DSPI\_2, DSPI\_3, and DSPI\_4
- 8 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for deglitching
- FIFOs for buffering up to 5 transfers on the transmit and receive side
- Queueing operation possible through use of the eDMA
- General purpose I/O functionality on pins when not used for SPI

### 1.5.23 eTimer

Two eTimer modules are provided, each with six 16-bit general purpose up/down timer/counter per module. The following features are implemented:

- Individual channel capability
  - Input capture trigger
  - Output compare
  - Double buffer (to capture rising edge and falling edge)
  - Separate prescaler for each counter
  - Selectable clock source
  - 0 % to 100% pulse measurement
  - Rotation direction flag (Quad decoder mode)
- Maximum count rate
  - Equals peripheral clock/2 for external event counting
  - Equals peripheral clock for internal clock counting
- Cascadeable counters
- Programmable count modulo
- Quadrature decode capabilities
- Counters can share available input pins
- Count once or repeatedly
- Preloadable counters
- Pins available as GPIO when timer functionality not in use



	Supply			
Symbol	Description	LQFP 100	LQFP 144	LQFP 176 <sup>(1)</sup>
V <sub>SS_LV_COR0</sub>	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV\_COR0}$ pin.	11	17	25
V <sub>DD_LV_COR1</sub>	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{\rm SS\_LV\_COR1}$ pin.	65	93	117
V <sub>SS_LV_COR1</sub>	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV\_COR1}$ pin.	66	94	118
V <sub>DD_LV_COR2</sub>	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS\_LV\_COR2}$ pin.	92	131	155
V <sub>SS_LV_COR2</sub>	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV\_COR\ 2}$ pin.	93	132	156
V <sub>DD_LV_COR3</sub>	1.2 V Decoupling pins for core logic supply. Decoupling capacitor must be connected between these pins and the nearest $V_{SS\_LV\_COR3}$ pin.	25	36	44
V <sub>SS_LV_COR3</sub>	1.2 V Decoupling pins for core logic GND. Decoupling capacitor must be connected between these pins and the nearest $V_{DD_LV\_COR~3}$ pin.	24	35	43

Table	5	Supply	v nins	(continued)
Table	υ.	Suppi	y pilis	(continueu)

1. LQFP176 available only as development package.

2. See datasheet Voltage Regulator Electrical Characteristics section for more details.

## 2.2.2 System pins

*Table 6* and *Table 7* contain information on pin functions for the SPC56xP54x/SPC56xP60x devices. The pins listed in *Table 6* are single-function pins. The pins shown in *Table 7* are multi-function pins, programmable via their respective Pad Configuration Register (PCR) values.

			Pad Speed <sup>(1)</sup>		Pin		
Symbol	Description	Direction	SRC=0	SRC=1	LQFP 100	LQFP 144	LQFP 176 <sup>(2)</sup>
	Dedicated	d pins					
MDO0	Nexus Message Data Output—line 0	Output Only	Fast		_	9	17
MDO4	Nexus Message Data Output—line 4	Output Only	Fast		_	_	7

#### Table 6. System pins



Dent	DOD	Alternate			I/O	-	peed <sup>(6)</sup>		Pin					
Port pin	PCR No.	function <sup>(2),</sup> (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	RC = 0 SRC = 1		LQFP 144	LQFP 176 <sup>(7)</sup>				
	<u>.</u>			Po	ort C									
		ALT0	GPIO[32]	SIUL										
		ALT1	—	—										
C[0]	PCR[32]	ALT2	—	—	Input Only	—	—	45	66	78				
		ALT3	—	—										
			AN[19]	ADC_0										
		ALT0	GPIO[33]	SIUL										
		ALT1	—	—										
C[1]	PCR[33]	ALT2	—	—	Input Only	—	—	28	41	49				
		ALT3	—	—										
			AN[2]	ADC_0										
		ALT0	GPIO[34]	SIUL										
						ALT1	—	—						
C[2]	PCR[34]	ALT2	—	—	Input Only	—	—	30	45	53				
		ALT3	—	—										
			AN[3]	ADC_0										
	PCR[35]	ALT0	GPIO[35]	SIUL	I/O									
			ALT1	CS1_0	DSPI_0	0								
C[3]		ALT2	ETC[4]	eTimer_1	I/O	Slow	Medium	10	16	24				
		ALT3	TXD	LINFlex_1	0									
		—	EIRQ[21]	SIUL	I									
		ALT0	GPIO[36]	SIUL	I/O									
		ALT1	CS0_0	DSPI_0	I/O									
C[4]	PCR[36]	ALT2	—	—	—	Slow	Medium	5	11	19				
		ALT3	DEBUG[4]	SSCM										
			EIRQ[22]	SIUL	I									
		ALT0	GPIO[37]	SIUL	I/O									
		ALT1	SCK_0	DSPI_0	I/O									
C[5]	PCR[37]	ALT2	SCK_4	DSPI_4	I/O	Slow	Medium	7	13	21				
		ALT3	DEBUG[5]	SSCM	_									
			EIRQ[23]	SIUL	I									
		ALT0	GPIO[38]	SIUL	I/O									
		ALT1	SOUT_0	DSPI_0	0			• -						
C[6]	PCR[38]	ALT2	—	—	—	Slow	Medium	98	142	174				
			ALT3	DEBUG[6]	SSCM									
		—	EIRQ[24]	SIUL	I									

 Table 7. Pin muxing<sup>(1)</sup> (continued)



Port         PCR         Alternate function <sup>(2),</sup> Functions         Peripheral (4)         I/O direction         Pad speed <sup>(6)</sup>		Pin											
For For function <sup>(2),</sup> Functions Fermieral direction	Pin												
pin No. $(3)$ runctions $(4)$ $(5)$ SRC = 0 SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>										
ALTO GPIO[79] SIUL I/O													
ALT1 — — — —													
E[15] PCR[79] ALT2 Slow Medium		121	145										
- SIN_3 DSPI_3 I													
EIRQ[27] SIUL I													
Port F	•												
ALTO GPIO[80] SIUL I/O													
ALT1 DBG_0 FlexRay_0 O													
F[0]         PCR[80]         ALT2         CS3_3         DSPI_3         O         Slow         Medium	—	133	157										
ALT3 — — — —													
— EIRQ[28] SIUL I													
ALTO GPIO[81] SIUL I/O													
ALT1 DBG_1 FlexRay_0 O	_												
F[1]     PCR[81]     ALT2     CS2_3     DSPI_3     O     Slow     Medium		135	159										
ALT3 — — — —													
— EIRQ[29] SIUL I													
ALTO GPIO[82] SIUL I/O		137											
F[2] PCR[82] ALT1 DBG_2 FlexRay_0 O Slow Medium	Medium —		161										
F[2]PCR[82]ALT2CS1_3DSPI_3OSlowMedium	_		101										
ALT3 — — — —													
ALTO GPIO[83] SIUL I/O													
F[3] PCR[83] ALT1 DBG_3 FlexRay_0 O Slow Medium		139	167										
ALT2 CS0_3 DSPI_3 I/O		155	107										
ALT3 — — —													
ALTO — — —													
F[4] PCR[84] ALT1 Slow Fast		4	4										
ALT2 MDO[3] nexus_0 O	_	4	4										
ALT3 — — — —													
ALTO — — —													
F[5] PCR[85] ALT1 Slow Fast		5	13										
ALT2 MDO[2] nexus_0 O	_	5	15										
ALT3 — — —													
ALTO GPIO[86] SIUL I/O													
F[6] PCR[86] ALT1 Slow Fast		8	16										
ALI2 MDO[1] nexus_0 O		0	10										
ALT3 — — —													

Table 7. Pin muxing<sup>(1)</sup> (continued)



		Alternate			J/O	-	peed <sup>(6)</sup>		Pin		
Port pin	PCR No.	function <sup>(2),</sup> (3)	Functions	Peripheral (4)	direction (5)	SRC = 0	SRC = 1	LQFP 100	LQFP 144	LQFP 176 <sup>(7)</sup>	
		•		Po	ort G						
		ALT0	GPIO[96]	SIUL	I/O						
		ALT1	F[0]	FCCU	0						
G[0]	PCR[96]	ALT2	—	—	—	Slow	Medium	—	38	46	
		ALT3	—	—	—						
		—	EIRQ[30]	SIUL	I						
		ALT0	GPIO[97]	SIUL	I/O						
		ALT1	F[1]	FCCU	0						
G[1]	PCR[97]	ALT2	—	—	—	Slow	Medium		141	173	
		ALT3		_	_						
			EIRQ[31]	SIUL	I						
		ALT0	GPIO[98]	SIUL	I/O						
		ALT1	—	—	—		Medium	_	102		
G[2]	PCR[98]	ALT2	—	—	—	Slow				126	
		ALT3	—	—							
		—	SIN_4	DSPI_4	I						
		ALT0	GPIO[99]	SIUL	I/O	Slow					
G[3]	PCR[99]	ALT1		—	_		Medium	_	104	128	
	[]		ALT2	SOUT_4	DSPI_4	0	0.011				
		ALT3		—	—						
		ALT0	GPIO[100]	SIUL	I/O						
G[4]	PCR[100]	ALT1	—	—	—	Slow	Medium		100	124	
		ALI2	SCK_4	DSPI_4	I/O						
		ALT3		—							
		ALT0	GPIO[101]	SIUL	I/O						
G[5]	PCR[101]	ALT1	_		—	Slow	Medium		85	103	
		ALIZ	CS0_4	DSPI_4	I/O						
		ALT3									
		ALT0	GPIO[102]	SIUL	I/O						
G[6]	PCR[102]	ALT1			_	Slow	Medium		98	122	
		ALT2	CS1_4	DSPI_4	0						
		ALT3	_								
		ALT0	GPIO[103]	SIUL	I/O						
G[7]	PCR[103]	ALT1				Slow	Medium	— 83	83	101	
		ALT2 ALT3	CS2_4	DSPI_4	0						
		ALIS	_	_	_						

## Table 7. Pin muxing<sup>(1)</sup> (continued)



			<b>-</b> ·			
Symbol		Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
I <sub>INJSUM</sub>	SR	Absolute sum of all injected input currents during overload condition	_	-50	50	mA
I <sub>VDD_LV</sub>	SR	Low voltage static current sink through $V_{DD_LV}$	_	_	155	mA
T <sub>STG</sub>	SR	Storage temperature	—	-55	150	°C
TJ	SR	Junction temperature under bias	—	-40	150	°C

Table 9. Absolute maximum ratings<sup>(1)</sup> (continued)


 Functional operating conditions are given in the DC electrical characteristics. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.

2. Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.

- 3. The difference between each couple of voltage supplies must be less than 300 mV,  $|V_{DD_HV_IOy} V_{DD_HV_IOx}| < 300$  mV.
- 4. Guaranteed by device validation.
- 5. Minimum value of TV<sub>DD</sub> must be guaranteed until V<sub>DD HV REG</sub> reaches 2.6 V (maximum value of V<sub>PORH</sub>).


Figure 5 shows the constraints of the different power supplies.

Figure 5. Power supplies constraints



The SPC56xP54x/SPC56xP60x supply architecture provides an ADC supply that is managed independently of standard  $V_{DD_HV}$  supply. *Figure 6* shows the constraints of the ADC power supply.





### Figure 8. Independent ADC supply

## 3.5 Thermal characteristics

#### Table 12. Thermal characteristics for 144-pin LQFP

Symbol		Parameter	Conditions	Typical value	Unit
Р	D	Thermal resistance junction-to-ambient, natural convection <sup>(1)</sup>	Single layer board—1s	53.4	°C/W
$R_{ heta JA}$	D	natural convection <sup>(1)</sup>	Four layer board—2s2p	43.9	°C/W
$R_{\theta JB}$	D	Thermal resistance junction-to-board <sup>(2)</sup>	Four layer board—2s2p	29.6	°C/W
$R_{\theta JCtop}$	D	Thermal resistance junction-to-case $(top)^{(3)}$	Single layer board—1s	9.3	°C/W
$\Psi_{JB}$	D	Junction-to-board, natural convection <sup>(4)</sup>	Operating conditions	29.8	°C/W
$\Psi_{JC}$	D Junction-to-case, natural convection <sup>(5)</sup>		Operating conditions	1.3	°C/W

1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.

2. Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.

3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

4. Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

5. Thermal characterization parameter indicating the temperature difference between the case and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.



Symbol		Deromotor	Conditions <sup>(1)</sup>	Va	Unit	
Symbol		Parameter	Conditions	Min	Max	Unit
V <sub>PORH</sub>	Т	Power-on reset threshold	—	1.5	2.7	V
V <sub>PORUP</sub>	Ρ	Supply for functional POR module	T <sub>A</sub> = 25°C	1.0		V
V <sub>REGLVDMOK_H</sub>	Ρ	Regulator low voltage detector high threshold	—	_	2.95	V
V <sub>REGLVDMOK_L</sub>	Ρ	Regulator low voltage detector low threshold	—	2.6	_	V
V <sub>FLLVDMOK_H</sub>	Ρ	Flash memory low voltage detector high threshold	—	_	2.95	V
V <sub>FLLVDMOK_L</sub>	Ρ	Flash memory low voltage detector low threshold	—	2.6	—	V
V <sub>IOLVDMOK_H</sub>	Ρ	I/O low voltage detector high threshold	—	_	2.95	V
V <sub>IOLVDMOK_L</sub>	Ρ	I/O low voltage detector low threshold	—	2.6		V
V <sub>IOLVDM5OK_H</sub>	Ρ	I/O 5V low voltage detector high threshold	—	_	4.4	V
V <sub>IOLVDM5OK_L</sub>	Ρ	I/O 5V low voltage detector low threshold	—	3.8	_	V
V <sub>MLVDDOK_H</sub>	Ρ	Digital supply low voltage detector high	—	—	1.15	V
V <sub>MLVDDOK_L</sub>	Ρ	Digital supply low voltage detector low	—	1.08	—	V

Table 18. Low voltage monitor electrical characteristics

1.  $V_{DD}$  = 3.3V ± 10% / 5.0V ± 10%, T<sub>A</sub> = -40 °C to T<sub>A MAX</sub>, unless otherwise specified.

## 3.9 Power Up/Down sequencing

To prevent an overstress event or a malfunction within and outside the device, the SPC56xP54x/SPC56xP60x implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- 1. A POWER\_ON module working on voltage regulator supply controls the correct startup of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5V. Associated POWER\_ON (or POR) signal is active low.
  - Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER\_ON is active.
  - A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active high and released to all modules including I/Os, flash memory and RC16 oscillator needed during power-up phase and reset phase. When POWER\_OK is low the associated modules are set into a safe state.








Figure 10. Power-up typical sequence
















g. The output drive provided is open drain and hence must be terminated by an external resistor of value 1 k $\Omega$ .

Symbol C		•	Barranda	• ···· (1)					
		C	Parameter	Conditions <sup>(1)</sup>	Min	Тур	Max	Unit	
V <sub>IH</sub>	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	—	0.65V <sub>DD</sub>	—	V <sub>DD</sub> +0.4	V	
V <sub>IL</sub>	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	—	-0.4	_	0.35V <sub>DD</sub>	V	
V <sub>HYS</sub>	сс	С	Input hysteresis CMOS (Schmitt Trigger)	—	0.1V <sub>DD</sub>	_	_	V	
	сс	Р	Output low level	Push Pull, $I_{OL}$ = 2mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_		0.1V <sub>DD</sub>	V <sub>DD</sub> V	
V <sub>OL</sub>				Push Pull, $I_{OL}$ = 1mA, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(2)</sup>	—	_	0.1V <sub>DD</sub>		
				Push Pull, $I_{OL}$ = 1mA, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5		
	сс	D	Output transition time output pin <sup>(3)</sup> MEDIUM configuration	C <sub>L</sub> = 25pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	10		
				C <sub>L</sub> = 50pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	_	_	20		
т				C <sub>L</sub> = 100pF, V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	-         -         40           -         -         12		40	ns	
T <sub>tr</sub>				C <sub>L</sub> = 25pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1			12		
				C <sub>L</sub> = 50pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	—	_	25		
				C <sub>L</sub> = 100pF, V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	_	_	40		
W <sub>FRST</sub>	SR	Ρ	RESET input filtered pulse	—	—	_	40	ns	
W <sub>NFRST</sub>	SR	Ρ	RESET input not filtered pulse	_	500	_	_	ns	
T <sub>POR</sub>	сс	D	maximum delay before internal reset is released after all VDD_HV reach nominal supply	Monotonic VDD_HV supply ramp	_	_	1	ms	
	сс	P	Weak pull-up current absolute value	V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1	10	_	150		
I <sub>WPU</sub>				V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0	10	—	150	μA	
				V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>(4)</sup>	10	—	250		

### Table 37. RESET electrical characteristics

1.  $V_{DD}$  = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40  $^{\circ}C$  to  $T_{A\mbox{ MAX}},$  unless otherwise specified.

2. This is a transient configuration during power-up, up to the end of reset PHASE2 (refer to RGM module section of device reference manual).

3. C<sub>L</sub> includes device and package capacitance (C<sub>PKG</sub> < 5 pF).

 The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.






Figure 30. DSPI classic SPI timing — master, CPHA = 1




Figure 31. DSPI classic SPI timing — slave, CPHA = 0




# 4 Package characteristics

## 4.1 ECOPACK<sup>®</sup>

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

## 4.2 Package mechanical data


### 4.2.1 LQFP144 mechanical outline drawing







## 4.2.2 LQFP100 mechanical outline drawing



#### Figure 39. LQFP100 package mechanical drawing

Symbol	mm			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
A	—	—	1.600	—	—	0.0630
A1	0.050	—	0.150	0.0020	—	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571



O	mm			inches <sup>(1)</sup>		
Symbol	Min	Тур	Мах	Min	Тур	Max
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	—	0.200	0.0035	—	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	—	12.000	—	—	0.4724	—
Е	15.800	16.000	16.200	0.6220	0.6299	0.6378
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591
E3	—	12.000	—	—	0.4724	—
е	—	0.500	—	_	0.0197	—
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	—	1.000	—	—	0.0394	—
k	0.0 °	3.5 °	7.0 °	0.0 °	3.5 °	7.0 °
ccc <sup>(2)</sup>		0.080			0.0031	

Table 43. LQFP100 mechanical data (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.

2. Tolerance.

