



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Obsolete |
|----------------------------|--|
| Core Processor | 8051 |
| Core Size | 8-Bit |
| Speed | 25MHz |
| Connectivity | EBI/EMI, Serial Port |
| Peripherals | POR, WDT |
| Number of I/O | 32 |
| Program Memory Size | 128KB (128K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 1K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/nuvoton-technology-corporation-america/w77I532a25dl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. PIN CONFIGURATIONS



Publication Release Date: December 4, 2008 Revision A10

- 3 -

Pin Description, continued

| SYMBOL | TYPE | DESCRIPTIONS |
|-----------|------|---|
| P3.0-P3.7 | | PORT 3: Port 3 is a bi-directional I/O port with internal pull-ups. All bits have alternate functions, which are described below: |
| | | RXD(P3.0) : Serial Port 0 input |
| | I/O | TXD(P3.1) : Serial Port 0 output |
| | | INT0 (P3.2) : External Interrupt 0 |
| | | INT1 (P3.3) : External Interrupt 1 |
| | | T0(P3.4) : Timer 0 External Input |
| | | T1(P3.5) : Timer 1 External Input |
| | | WR (P3.6) : External Data Memory Write Strobe |
| | | RD (P3.7) : External Data Memory Read Strobe |
| | | PORT 4: Port 4 is a 4-bit bi-directional I/O port. The P4.0 also provides the |
| P4.0-P4.3 | I/O | alternate function $\overline{\text{WAIT}}$ which is the wait state control signal. The P4.3 also provide the alternate function /REBOOT which is H/W reboot from LD flash. |

* Note: TYPE I: input, O: output, I/O: bi-directional.



Timers

The W77L532 has three 16-bit timers that are functionally similar to the timers of the 8052 family. When used as timers, they can be set to run at either 4 clocks or 12 clocks per count, thus providing the user with the option of operating in a mode that emulates the timing of the original 8052. The W77L532 has an additional feature, the watchdog timer. This timer is used as a System Monitor or as a verv long time period timer.

Interrupts

The Interrupt structure in the W77L532 is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased. The W77L532 provides 12 interrupt resources with two priority level, including six external interrupt sources, timer interrupts, serial I/O interrupts.

Data Pointers

The original 8052 had only one 16-bit Data Pointer (DPL, DPH). In the W77L532, there is an additional 16-bit Data Pointer (DPL1, DPH1), This new Data Pointer uses two SFR locations which were unused in the original 8052. In addition there is an added instruction, DEC DPTR (op-code A5H), which helps in improving programming flexibility for the user.

Power Management

Like the standard 80C52, the W77L532 also has IDLE and POWER DOWN modes of operation. The W77L532 provides a new Economy mode which allow user to switch the internal clock rate divided by either 4, 64 or 1024. In the IDLE mode, the clock to the CPU core is stopped while the timers, serial ports and interrupts clock continue to operate. In the POWER DOWN mode, all the clock are stopped and the chip operation is completely stopped. This is the lowest power consumption state.

On-chip Data SRAM

The W77L532 has 1K Bytes of data space SRAM which is read/write accessible and is memory mapped. This on-chip MOVX SRAM is reached by the MOVX instruction. It is not used for executable program memory. There is no conflict or overlap among the 256 bytes Scratchpad RAM and the 1K Bytes MOVX SRAM as they use different addressing modes and separate instructions. The on-chip MOVX SRAM is enabled by setting the DME0 bit in the PMR register. After a reset, the DME0 bit is a cleared such that the on-chip MOVX SRAM is disabled, and all data memory spaces 0000H-FFFFH

Publication Release Date: December 4, 2008 Revision A10

- 7 -

A brief description of the SFRs now follows.

PORT 0

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|-------|-------|----------|------|------|
| | P0.7 | P0.6 | P0.5 | P0.4 | P0.3 | P0.2 | P0.1 | P0.0 |
| | | | | ~~~~~ | A 731 | <i>b</i> | | |

Mnemonic: P0

Address: 80h

Port 0 is an open-drain bi-directional I/O port. This port also provides a multiplexed low order address/data bus during accesses to external memory. Besides, it has internal pull-up resisters enabled by setting POUP of P4CSIN (A2H) to high.

STACK POINTER

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 0,14 | 0 |
|--------|-------|------|------|------|------|-----------|------|------|
| | SP.7 | SP.6 | SP.5 | SP.4 | SP.3 | SP.2 | SP.1 | SP.0 |
| nomoni | 0: SD | | | | ^ | ddrogo: 9 | 16 | |

Mnemonic: SF

Address: 81h

Address: 82h

The Stack Pointer stores the Scratchpad RAM address where the stack begins. In other words, it always points to the top of the stack.

DATA POINTER LOW

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| | DPL.7 | DPL.6 | DPL.5 | DPL.4 | DPL.3 | DPL.2 | DPL.1 | DPL.0 |

Mnemonic: DPL

This is the low byte of the standard 8052 16-bit data pointer.

DATA POINTER HIGH

A little

| | Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------------------|-------------|----------|-----------|-------------|---------|--------|-----------|--------|--------|
| | | DPH.7 | DPH.6 | DPH.5 | DPH.4 | DPH.3 | DPH.2 | DPH.1 | DPH.0 |
| | Mnemoni | c: DPH | | | | A | ddress: 8 | 3h | |
| This is the high | byte of the | standard | 8052 16-l | bit data po | ointer. | | | | |
| | R LOW1 | | | | | | | | |
| | Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | DPL1.7 | DPL1.6 | DPL1.5 | DPL1.4 | DPL1.3 | DPL1.2 | DPL1.1 | DPL1.0 |
| | Mnemoni | c: DPL1 | | | | A | ddress: 8 | 34h | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | _ | | | | |



CLOCK CONTROL



WD1-0: Watchdog timer mode select bits: These bits determine the time-out period for the watchdog timer. In all four time-out options the reset time-out is 512 clocks more than the interrupt time-out period.

| WD1 | WD0 | INTERRUPT TIME-OUT | RESET TIME-OUT |
|-----|-----|--------------------|-----------------------|
| 0 | 0 | 2 ¹⁷ | 2 ¹⁷ + 512 |
| 0 | 1 | 2 ²⁰ | 2 ²⁰ + 512 |
| 1 | 0 | 2 ²³ | 2 ²³ + 512 |
| 1 | 1 | 2 ²⁶ | 2 ²⁶ + 512 |

- T2M: Timer 2 clock select: When T2M is set to 1, timer 2 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T1M: Timer 1 clock select: When T1M is set to 1, timer 1 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- T0M: Timer 0 clock select: When T0M is set to 1, timer 0 uses a divide by 4 clock, and when set to 0 it uses a divide by 12 clock.
- MD2-0: Stretch MOVX select bits: These three bits are used to select the stretch value for the MOVX instruction. Using a variable MOVX length enables the user to access slower external memory devices or peripherals without the need for external circuits. The RD or WR strobe will be stretched by the selected interval. When accessing the on-chip SRAM, the MOVX instruction is always in 2 machine cycles regardless of the stretch setting. By default, the stretch has value of 1. If the user needs faster accessing, then a stretch value of 0 should be selected.

| MD2 | MD1 | MD0 | Stretch value | MOVX duration |
|-----|-----|-----|---------------|----------------------------|
| 0 | 0 | 0 | 0 | 2 machine cycles |
| 0 | 0 | 1 | 1 | 3 machine cycles (Default) |
| 0 | 1 | 0 | 2 | 4 machine cycles |
| 0 | 1 | 1 | 3 | 5 machine cycles |
| 1 | 0 | 0 | 4 | 6 machine cycles |
| 14 | 0 | 1 | 5 | 7 machine cycles |
| 1 | Po | 0 | 6 | 8 machine cycles |
| 1/3 | 163 | 1 | 7 | 9 machine cycles |
| | | | | |

SERIAL PORT CONTROL

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----------|-----|-----|-----|-----|------------|-----|----|
| | SM0/FE | SM1 | SM2 | REN | TB8 | RB8 | TI | RI |
| Mnemor | nic: SCON | | | 12 | ŀ | Address: 9 |)8h | |

SM0/FE: Serial port 0, Mode 0 bit or Framing Error Flag: The SMOD0 bit in PCON SFR determines whether this bit acts as SM0 or as FE. The operation of SM0 is described below. When used as FE, this bit will be set to indicate an invalid stop bit. This bit must be manually cleared in software to clear the FE condition.

SM1: Serial port Mode bit 1:

| SM0 | SM1 | Mode | Description | Length | Baud rate |
|-----|-----|------|--------------|--------|------------|
| 0 | 0 | 0 | Synchronous | 8 | 4/12 Tclk |
| 0 | 1 | 1 | Asynchronous | 10 | Variable |
| 1 | 0 | 2 | Asynchronous | 11 | 64/32 Tclk |
| 1 | 1 | 3 | Asynchronous | 11 | Variable |

- SM2: Multiple processors communication. Setting this bit to 1 enables the multiprocessor communication feature in mode 2 and 3. In mode 2 or 3, if SM2 is set to 1, then RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 = 1, then RI will not be activated if a valid stop bit was not received. In mode 0, the SM2 bit controls the serial port clock. If set to 0, then the serial port runs at a divide by 12 clock of the oscillator. This gives compatibility with the standard 8052. When set to 1, the serial clock become divide by 4 of the oscillator clock. This results in faster synchronous serial communication.
- REN: Receive enable: When set to 1 serial reception is enabled, otherwise reception is disabled.
- TB8: This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.
- RB8: In modes 2 and 3 this is the received 9th data bit. In mode 1, if SM2 = 0, RB8 is the stop bit that was received. In mode 0 it has no function.
- TI: Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.
- RI: Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2 apply to this bit. This bit can be cleared only by software.

SERIAL DATA BUFFER

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| | SBUF.7 | SBUF.6 | SBUF.5 | SBUF.4 | SBUF.3 | SBUF.2 | SBUF.1 | SBUF.0 |

Mnemonic: SBUF

Address: 99h

SBUF.7-0: Serial data on the serial port 0 is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.



Software Reset

Set CHPCON = 0X83, timer and enter IDLE mode. CPU will reset and restart from APFLASH after time out.

PORT 2

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|------|------|------|------|------|------|------|------|------|--|--|--|
| | P2.7 | P2.6 | P2.5 | P2.4 | P2.3 | P2.2 | P2.1 | P2.0 | | | |
| | | | | | | | | | | | |

Mnemonic: P2

Address: A0h

P2.7-0: Port 2 is a bi-directional I/O port with internal pull-ups. This port also provides the upper address bits for accesses to external memory.

PORT 4 CHIP-SELECT POLARITY

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 31 | 0 |
|------------------|--------|--------|--------|--------|-----------|-----|-----|------|
| | P43INV | P42INV | P42INV | P40INV | - | - | 6 | POUP |
| Mnemonic: P4CSIN | | | | A | ddress: A | \2h | 2 6 | |

P4xINV: The active polarity of P4.x when set it as chip-select signal. High = Active High. Low = Active Low.

POUP: Enable Port 0 weak pull up.

PORT 4

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|------|------|------|------|
| | - | - | - | - | P4.3 | P4.2 | P4.1 | P4.0 |

Mnemonic: P4

Address: A5h

P4.3-0: Port 4 is a bi-directional I/O port with internal pull-ups. Port 4 can not use bit-addressable instruction (SETB or CLR).

INTERRUPT ENABLE

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----|-----|-----|----|-----|-----|-----|-----|
| | EA | ES1 | ET2 | ES | ET1 | EX1 | ET0 | EX0 |

Mnemonic: IE

Address: A8h

EA: Global enable. Enable/disable all interrupts except for PFI.

- ES1: Enable Serial Port 1 interrupt.
- ET2: Enable Timer 2 interrupt.
- ES: Enable Serial Port 0 interrupt.
- ET1: Enable Timer 1 interrupt
- EX1: Enable external interrupt 1
- ET0: Enable Timer 0 interrupt
- EX0: Enable external interrupt 0



SADEN: This register enables the Automatic Address Recognition feature of the Serial port 0. When a bit in the SADEN is set to 1, the same bit location in SADDR will be compared with the incoming serial data. When SADEN.n is 0, then the bit becomes a "don't care" in the comparison. This register enables the Automatic Address Recognition feature of the Serial port 0. When all the bits of SADEN are 0, interrupt will occur for any incoming address.

> Publication Release Date: December 4, 2008 Revision A10



SPRA0: Serial Port 0 Receive Activity. This bit is set during serial port 0 is currently receiving a data. It is cleared when RI bit is set by hardware. Changing the Clock Divide Control bits CD0, CD1 will be ignored when this bit is set to 1 and SWB = 1.

TIMED ACCESS

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----------|------|------|------|------|------|-----------|------|-------|
| | TA.7 | TA.6 | TA.5 | TA.4 | TA.3 | TA.2 | TA.1 | TfA.0 |
| Mnemonio | : TA | | | | A | ddress: C | .7h | |

TA: The Timed Access register controls the access to protected bits. To access protected bits, the user must first write AAH to the TA. This must be immediately followed by a write of 55H to TA. Now a window is opened in the protected bits for three machine cycles, during which the user can write to these bits.

TIMER 2 CONTROL

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 0 | 0 |
|------|-----|------|------|------|-------|-----|------|--------|
| | TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/RL2 |

Mnemonic: T2CON

Address: C8h

- TF2: Timer 2 overflow flag: This bit is set when Timer 2 overflows. It is also set when the count is equal to the capture register in down count mode. It can be set only if RCLK and TCLK are both 0. It is cleared only by software. Software can also set or clear this bit.
- EXF2: Timer 2 External Flag: A negative transition on the T2EX pin (P1.1) or timer 2 overflow will cause this flag to set based on the CP/RL2, EXEN2 and DCEN bits. If set by a negative transition, this flag must be cleared by software. Setting this bit in software or detection of a negative transition on T2EX pin will force a timer interrupt if enabled.
- RCLK: Receive Clock Flag: This bit determines the serial port 0 time-base when receiving data in serial modes 1 or 3. If it is 0, then timer 1 overflow is used for baud rate generation, otherwise timer 2 overflow is used. Setting this bit forces timer 2 in baud rate generator mode.
- TCLK: Transmit Clock Flag: This bit determines the serial port 0 time-base when transmitting data in modes 1 and 3. If it is set to 0, the timer 1 overflow is used to generate the baud rate clock otherwise timer 2 overflow is used. Setting this bit forces timer 2 in baud rate generator mode.
- EXEN2: Timer 2 External Enable. This bit enables the capture/reload function on the T2EX pin if Timer 2 is not generating baud clocks for the serial port. If this bit is 0, then the T2EX pin will be ignored, otherwise a negative transition detected on the T2EX pin will result in capture or reload.
- TR2: Timer 2 Run Control. This bit enables/disables the operation of timer 2. Clearing this bit will halt the timer 2 and preserve the current count in TH2, TL2.
- C / T2 : Counter/Timer Select. This bit determines whether timer 2 will function as a timer or a counter. Independent of this bit, the timer will run at 2 clocks per tick when used in baud rate generator mode. If it is set to 0, then timer 2 operates as a timer at a speed depending on T2M bit (CKCON.5), otherwise it will count negative edges on T2 pin.

CP/RL2: Capture/Reload Select. This bit determines whether the capture or reload function will be used for timer 2. If either RCLK or TCLK is set, this bit will be ignored and the timer will function in an auto-reload mode following each overflow. If the bit is 0 then auto-reload will occur when timer 2 overflows or a falling edge is detected on T2EX pin if EXEN2 = 1. If this bit is 1, then timer 2 captures will occur when a falling edge is detected on T2EX pin if EXEN2 = 1.

TIMER 2 MODE CONTROL

| HC5 HC4 HC3 HC2 T2CR - T2OE DC | Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------------------------------|------|-----|-----|-----|-----|------|-----|------|------|
| | | HC5 | HC4 | HC3 | HC2 | T2CR | 2.0 | T2OE | DCEN |

Mnemonic: T2MOD

Address: C9h

- HC5: Hardware Clear INT5 flag. Setting this bit allows the flag of external interrupt 5 to be automatically cleared by hardware while entering the interrupt service routine.
- HC4: Hardware Clear INT4 flag. Setting this bit allows the flag of external interrupt 4 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT3 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- HC3: Hardware Clear INT2 flag. Setting this bit allows the flag of external interrupt 3 to be automatically cleared by hardware while entering the interrupt service routine.
- T2CR: Timer 2 Capture Reset. In the Timer 2 Capture Mode this bit enables/disables hardware automatically reset Timer 2 while the value in TL2 and TH2 have been transferred into the capture register.
- T2OE: Timer 2 Output Enable. This bit enables/disables the Timer 2 clock out function.
- DCEN: Down Count Enable: This bit, in conjunction with the T2EX pin, controls the direction that timer 2 counts in 16-bit auto-reload mode.

TIMER 2 CAPTURE LSB Bit: 7 6 5 4 3 2 1 0 RCAP2L.6 RCAP2L.5 RCAP2L.3 RCAP2L.2 RCAP2L.7 RCAP2L.4 RCAP2L.1 RCAP2L.0

Mnemonic: RCAP2L

Address: CAh

RCAP2L:This register is used to capture the TL2 value when a timer 2 is configured in capture mode. RCAP2L is also used as the LSB of a 16-bit reload value when timer 2 is configured in autoreload mode.

TIMER 2 CAPTURE MSB

| Bit: | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|----------|----------|----------|----------|----------|----------|----------|----------|
| | RCAP2H.7 | RCAP2H.6 | RCAP2H.5 | RCAP2H.4 | RCAP2H.3 | RCAP2H.2 | RCAP2H.1 | RCAP2H.0 |
| | Mnemonic | : RCAP2H | | | | Address | : CBh | |

RCAP2H: This register is used to capture the TH2 value when a timer 2 is configured in capture mode. RCAP2H is also used as the MSB of a 16-bit reload value when timer 2 is configured in auto-reload mode.

WATCHDOG CONTROL 7 5 2 Bit: 6 4 3 1 0 SMOD 1 POR WDIF WTRF EWT RWT _ Mnemonic: WDCON Address: D8h SMOD 1: This bit doubles the Serial Port 1 baud rate in mode 1, 2, and 3 when set to 1. POR: Power-on reset flag. Hardware will set this flag on a power up condition. This flag can be read or written by software. A write by software is the only way to clear this bit once it is set. WDIF: Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, hardware will set this bit to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, then this bit indicates that the time-out period has elapsed. This bit must be cleared by software. WTRF: Watchdog Timer Reset Flag. Hardware will set this bit when the watchdog timer causes a reset. Software can read it but must clear it manually. A power-fail reset will also clear the bit. This bit helps software in determining the cause of a reset. If EWT = 0, the watchdog timer will have no affect on this bit. EWT: Enable Watchdog timer Reset. Setting this bit will enable the Watchdog timer Reset function. Reset Watchdog Timer. This bit helps in putting the watchdog timer into a know state. It also RWT: helps in resetting the watchdog timer before a time-out occurs. Failing to set the EWT before time-out will cause an interrupt, if EWDI (EIE.4) is set, and 512 clocks after that a watchdog timer reset will be generated if EWT is set. This bit is self-clearing by hardware. The WDCON SFR is set to a 0x0x0xx0b on an external reset. WTRF is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF is not altered by an external reset. POR is set to 1 by a power-on reset. EWT is set to 0 on a Power-on reset and unaffected by other resets. All the bits in this SFR have unrestricted read access. POR, EWT, WDIF and RWT require Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register discription. ΤA EG C7H WDCON REG D8H CKCON REG 8EH MOV TA,#AAH MOV TA,#55H SETB WDCON.0 ; Reset watchdog timer ORL CKCON,#11000000B ; Select 26 bits watchdog timer MOV TA,#AAH MOV TA,#55H ORL WDCON,#00000010B ; Enable watchdog A States

7. INSTRUCTION

The W77L532 executes all the instructions of the standard 8032 family. The operation of these instructions, their effect on the flag bits and the status bits is exactly the same. However, timing of these instructions is different. The reason for this is two fold. Firstly, in the W77L532, each machine cycle consists of 4 clock periods, while in the standard 8032 it consists of 12 clock periods. Also, in the W77L532 there is only one fetch per machine cycle i.e. 4 clocks per fetch, while in the standard 8032 there can be two fetches per machine cycle, which works out to 6 clocks per fetch.

The advantage the W77L532 has is that since there is only one fetch per machine cycle, the number of machine cycles in most cases is equal to the number of operands that the instruction has. In case of jumps and calls there will be an additional cycle that will be needed to calculate the new address. But overall the W77L532 reduces the number of dummy fetches and wasted cycles, thereby improving efficiency as compared to the standard 8032.

| INSTRUCTION | CARRY | OVERFLOW | AUXILIARY CARRY | INSTRUCTION | CARRY | OVERFLOW | AUXILIARY CARRY |
|-------------|-------|----------|--------------------|-------------|-------|----------|--------------------|
| ADD | Х | Х | Х | CLR C | 0 | | 125 |
| ADDC | Х | Х | Х | CPL C | Х | | 3 |
| SUBB | Х | Х | Х | ANL C, bit | Х | | 5 |
| MUL | 0 | Х | | ANL C, bit | х | | ÷. |
| DIV | 0 | Х | | ORL C, bit | Х | | |
| DA A | Х | | | ORL C, bit | Х | | |
| RRC A | Х | | | MOV C, bit | х | | |
| RLC A | Х | | | CJNE | Х | | |
| SETB C | 1 | | | | | | |

Table 2. Instructions that affect Flag settings

A "X" indicates that the modification is as per the result of instruction.

MOVX Instruction

The W77L532, like the standard 8032, uses the MOVX instruction to access external Data Memory. This Data Memory includes both off-chip memory as well as memory mapped peripherals. While the results of the MOVX instruction are the same as in the standard 8032, the operation and the timing of the strobe signals have been modified in order to give the user much greater flexibility.

The MOVX instruction is of two types, the MOVX @Ri and MOVX @DPTR. In the MOVX @Ri, the address of the external data comes from two sources. The lower 8-bits of the address are stored in the Ri register of the selected working register bank. The upper 8-bits of the address come from the port 2 SFR. In the MOVX @DPTR type, the full 16-bit address is supplied by the Data Pointer.

Since the W77L532 has two Data Pointers, DPTR and DPTR1, the user has to select between the two by setting or clearing the DPS bit. The Data Pointer Select bit (DPS) is the LSB of the DPS SFR, which exists at location 86h. No other bits in this SFR have any effect, and they are set to 0. When DPS is 0, then DPTR is selected, and when set to 1, DPTR1 is selected. The user can switch between DPTR and DPTR1 by toggling the DPS bit. The quickest way to do this is by the INC instruction. The advantage of having two Data Pointers is most obvious while performing block move operations. The accompanying code shows how the use of two separate Data Pointers speeds up the execution time for code performing the same task.

Block Move with single Data Pointer:

; SH and SL are the high and low bytes of Source Address

- ; DH and DL are the high and low bytes of Destination Address
- ; CNT is the number of bytes to be moved

Machine cycles of W77L532

| | | | # |
|-------|----------|---|---|
| MOV | R2, #CNT | ; Load R2 with the count value | 2 |
| MOV | R3, #SL | ; Save low byte of Source Address in R3 | 2 |
| MOV | R4, #SH | ; Save high byte of Source address in R4 | 2 |
| MOV | R5, #DL | ; Save low byte of Destination Address in R5 | 2 |
| MOV | R6, #DH | ; Save high byte of Destination address in R6 | 2 |
| LOOP: | | | |
| MOV | DPL, R3 | ; Load DPL with low byte of Source address | 2 |
| MOV | DPH, R4 | ; Load DPH with high byte of Source address | 2 |
| MOVX | A, @DPTR | ; Get byte from Source to Accumulator | 2 |
| INC | DPTR | ; Increment Source Address to next byte | 2 |
| MOV | R3, DPL | ; Save low byte of Source address in R3 | 2 |
| MOV | R4, DPH | ; Save high byte of Source Address in R4 | 2 |
| MOV | DPL, R5 | ; Load low byte of Destination Address in DPL | 2 |
| MOV | DPH, R6 | ; Load high byte of Destination Address in DPH | 2 |
| MOVX | @DPTR, A | ; Write data to destination | 2 |
| INC | DPTR | ; Increment Destination Address | 2 |
| MOV | DPL, R5 | ; Save low byte of new destination address in R52 | |
| MOV | DPH, R6 | ; Save high byte of new destination address in R6 | 2 |
| DJNZ | R2, LOOP | ; Decrement count and do LOOP again if count <> 0 | 2 |
| | | - 36 - | |

Machine cycles in standard 8032 = 10 + (26 * CNT)Machine cycles in W77L532 = 10 + (26 * CNT) If CNT = 50 Clock cycles in standard 8032 = ((10 + (26 * 50)) * 12 = (10 + 1300) * 12 = 15720Clock cycles in W77L532 = ((10 + (26 * 50)) * 4 = (10 + 1300) * 4 = 5240

Block Move with Two Data Pointers in W77L532:

; SH and SL are the high and low bytes of Source Address

; DH and DL are the high and low bytes of Destination Address

; CNT is the number of bytes to be moved

| Machine cycles c | of W77L532 |
|------------------|------------|
|------------------|------------|

| MOV | R2, #CNT | ; Load R2 with the count value | 2 |
|-------|-------------|--------------------------------------|---|
| MOV | DPS, #00h | ; Clear DPS to point to DPTR | 2 |
| MOV | DPTR, #DHDL | ; Load DPTR with Destination address | 3 |
| INC | DPS | ; Set DPS to point to DPTR1 | 2 |
| MOV | DPTR, #SHSL | ; Load DPTR1 with Source address | 3 |
| LOOP: | | | |
| MOVX | A, @DPTR | ; Get data from Source block | 2 |
| INC | DPTR | ; Increment source address | 2 |
| DEC | DPS | ; Clear DPS to point to DPTR | 2 |
| MOVX | @DPTR, A | ; Write data to Destination | 2 |
| INC | DPTR | ; Increment destination address | 2 |
| INC | DPS | ; Set DPS to point to DPTR1 | 2 |
| DJNZ | R2, LOOP | ; Check if all done | 3 |
| | | | |

Machine cycles in W77L532 = 12 + (15 * CNT) If CNT = 50

Clock cycles in W77L532 = (12 + (15 * 50)) * 4 = (12 + 750) * 4 = 3048

We can see that in the first program the standard 8032 takes 15720 cycles, while the W77L532 takes only 5240 cycles for the same code. In the second program, written for the W77L532, program execution requires only 3048 clock cycles. If the size of the block is increased then the saving is even greater.

External Data Memory Access Timing:

The timing for the MOVX instruction is another feature of the W77L532. In the standard 8032, the MOVX instruction has a fixed execution time of 2 machine cycles. However in the W77L532, the duration of the access can be varied by the user.

The instruction starts off as a normal op-code fetch of 4 clocks. In the next machine cycle, the W77L532 puts out the address of the external Data Memory and the actual access occurs here. The user can change the duration of this access time by setting the STRETCH value. The Clock Control SFR (CKCON) has three bits that control the stretch value. These three bits are M2-0 (bits 2-0 of CKCON). These three bits give the user 8 different access time options. The stretch can be varied from 0 to 7, resulting in MOVX instructions that last from 2 to 9 machine cycles in length. Note that the stretching of the instruction only results in the elongation of the MOVX instruction, as if the state of the CPU was held for the desired period. There is no effect on any other instruction or its timing. By default, the Stretch value is set at 1, giving a MOVX instruction of 3 machine cycles. If desired by the user the stretch value can be set to 0 to give the fastest MOVX instruction of only 2 machine cycles.

| 0 0 0 2 2 80 nS 0 0 1 3 (default) 4 160 nS 0 1 0 4 8 320 nS 0 1 1 5 12 480 nS 1 0 0 6 16 640 nS 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 0 | | МО | MACHINE CYCLES | RD OR WR STROBE WIDTH IN CLOCKS | RD OR WR STROBE WIDTH @ 25 MHZ |
|--|---|---|----|-------------------|---------------------------------------|-----------------------------------|
| 0 0 1 3 (default) 4 160 nS 0 1 0 4 8 320 nS 0 1 1 5 12 480 nS 1 0 0 6 16 640 nS 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | _ | 0 | 0 | 2 | 2 | 80 nS |
| 0 1 0 4 8 320 nS 0 1 1 5 12 480 nS 1 0 0 6 16 640 nS 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 0 | 0 | 1 | 3 (default) | 4 | 160 nS |
| 0 1 1 5 12 480 nS 1 0 0 6 16 640 nS 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 0 | 1 | 0 | 4 | 8 | 320 nS |
| 1 0 0 6 16 640 nS 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 0 | 1 | 1 | 5 | 12 | 480 nS |
| 1 0 1 7 20 800 nS 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 1 | 0 | 0 | 6 | 16 | 640 nS |
| 1 1 0 8 24 960 nS 1 1 1 9 28 1120 nS | 1 | 0 | 1 | 7 | 20 | 800 nS |
| 1 1 1 9 28 1120 nS | 1 | 1 | 0 | 8 | 24 | 960 nS |
| | 1 | 1 | 1 | 9 | 28 | 1120 nS |
| | | | | | | |

Table 4. Data Memory Cycle Stretch Values

| SFR NAME | RESET VALUE | SFR NAME | RESET VALUE |
|----------|-------------|----------|-------------|
| SCON | 0000000b | В | 0000000b |
| SBUF | xxxxxxb | EIP | xxx00000b |
| P2 | 1111111b | PC | 0000000b |
| SADDR1 | 0000000b | SADEN1 | 0000000b |
| SCON1 | 0000000b | SBUF1 | xxxxxxxb |
| WSCON | 0000000b | PMR | 010xx0x0b |
| EXIF | 0000xxx0b | STATUS | 000x0000b |
| P4 | xxxx1111b | | a Sh |

Table 6. SFR Reset Value, continued

The WDCON SFR bits are set/cleared in reset condition depending on the source of the reset.

| | External reset | Watchdog reset | Power on reset |
|-------|----------------|----------------|----------------|
| WDCON | 0x0x0xx0b | 0x0x01x0b | 01000000b |

The POR bit WDCON.6 is set only by the power on reset. The PFI bit WDCON.4 is set when the power fail condition occurs. However, a power-on reset will clear this bit. The WTRF bit WDCON.2 is set when the Watchdog timer causes a reset. A power on reset will also clear this bit. The EWT bit WDCON.1 is cleared by power on resets. This disables the Watchdog timer resets. A watchdog or external reset does not affect the EWT bit.

INTERRUPTS

The W77L532 has a two priority level interrupt structure with 12 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled.

Interrupt Sources

The External Interrupts INTO and INT1 can be either edge triggered or level triggered, depending on bits ITO and IT1. The bits IEO and IE1 in the TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IEx in TCON or EXIF is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The IEx flag is automatically cleared when the service routine is called. If the interrupt source to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source. Note that the external interrupt INT2 to INT5 are edge triggered only. By default, the individual interrupt flag corresponding to external interrupt 2 to 5 must be cleared manually by software. It can be configured with hardware cleared by setting the corresponding bit HCx in the T2MOD register. For instance, if HC2 is set hardware will clear IE2 flag after program enters the interrupt 2 service routine.



Figure 14. 16-Bit Capture Mode

AUTO-RELOAD MODE, COUNTING UP

The auto-reload mode as an up counter is enabled by clearing the CP / $\overline{RL2}$ bit in the T2CON register and clearing the DCEN bit in T2MOD register. In this mode, Timer/Counter 2 is a 16 bit up counter. When the counter rolls over from FFFFh, a reload is generated that causes the contents of the RCAP2L and RCAP2H registers to be reloaded into the TL2 and TH2 registers. The reload action also sets the TF2 bit. If the EXEN2 bit is set, then a negative transition of T2EX pin will also cause a reload. This action also sets the EXF2 bit in T2CON.



Figure 15. 16-Bit Auto-reload Mode, Counting Up



PROGRAMMABLE CLOCK-OUT

Timer 2 is equipped with a new clock-out feature which outputs a 50% duty cycle clock on P1.0. It can be invoked as a programmable clock generator. To configure Timer 2 with clock-out mode, software must initiate it by setting bit T2OE = 1, C/T2 = 0 and CP/RL = 0. Setting bit TR2 will start the timer. This mode is similar to the baud rate generator mode, it will not generate an interrupt while Timer 2 overflow. So it is possible to use Timer 2 as a baud rate generator and a clock generator at the same time. The clock-out frequency is determined by the following equation:

The Clock-Out Frequency = Oscillator Frequency / [4 X (65536-RCAP2H, RCAP2L)]



Figure 18. Programmable Clock-Out Mode

Publication Release Date: December 4, 2008 Revision A10

20. PACKAGE DIMENSIONS

20.1 40-pin DIP



20.2 44-pin PLCC



Revision A10

nuvoTon

| MOV CHPCON, #03H | ; CHPCON = 03H, ENABLE IN-SYSTEM PROGRAMMING. |
|---|---|
| MOV SFRCN, #0H MOV TCON, #00H MOV TMOD, #01H MOV IP, #00H MOV IE, #82H MOV R6, #F0H MOV R7, #FFH MOV TL0, R6 | ; TCON = 00H, TR = 0 TIMER0 STOP ; TMOD = 01H, SET TIMER0 A 16BIT TIMER ; IP = 00H ; IE = 82H, TIMER0 INTERRUPT ENABLED |
| MOV TH0, R7 MOV TCON, #10H MOV PCON, #01H | ; TCON = 10H, TR0 = 1, GO ; ENTER IDLE MODE |
| UPDATE_64K: | |
| MOV TCON,#00H MOV IP, #00H MOV IE, #82H MOV TMOD, #01H MOV R6, #D0H | ; TCON = 00H , TR = 0 TIM0 STOP ; IP = 00H ; IE = 82H, TIMER0 INTERRUPT ENABLED ; TMOD = 01H, MODE1 ; SET WAKE-UP TIME FOR ERASE OPERATION, ABOUT 15 ms DEPENDING ON USER'S SYSTEM CLOCK RATE. |
| MOV R7, #8AH MOV TL0, R6 MOV TH0, R7 | |
| ERASE_P_4K: | |
| MOV SFRCN, #22H | ; SFRCN = 22H, ERASE 64K APFLASH0 |
| MOV TCON, #10H MOV PCON, #01H | ; TCON = 10H, TR0 = 1,GO ; ENTER IDLE MODE (FOR ERASE OPERATION) |
| ;* BLANK CHECK | ************** |
| , MOV SFRCN, #0H | ; SFRCN = 00H, READ 64KB APFLASH0 |
| MOV SFRAH, #0H | ; SFRCN = 80H, READ 64KB APFLASH1 ; START ADDRESS = 0H |
| MOV R6, #FDH MOV R7, #FFH MOV TL0, R6 MOV TH0, R7 | ; SET TIMER FOR READ OPERATION, ABOUT 1.5 $\mu S.$ |
| BLANK_CHECK_LOOP: | |
| SETB TR0 MOV PCON, #01H MOV A, SFRFD CJNE A, #FFH, BLANK_ INC SFRAL MOV A, SFRAL JNZ BLANK_CHECK_LO INC SFRAH MOV A, SFRAH CJNE A, #0H, BLANK_C JMP PROGRAM_64KRC | ; ENABLE TIMER 0 ; ENTER IDLE MODE ; READ ONE BYTE CHECK_ERROR ; NEXT ADDRESS OOP CHECK_LOOP ; END ADDRESS = FFFFH |
| BLANK_CHECK_ERROR: | |
| | Publication Release Date: December 4, 2008 |