

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f818-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	Data EEPROM and Flash Program Memory	. 25
4.0	Oscillator Configurations	. 33
5.0	I/O Ports	39
6.0	Timer0 Module	. 53
7.0	Timer1 Module	. 57
8.0	Timer2 Module	. 63
9.0	Capture/Compare/PWM (CCP) Module	. 65
10.0	Synchronous Serial Port (SSP) Module	. 71
11.0	Analog-to-Digital Converter (A/D) Module	. 81
12.0	Special Features of the CPU	. 89
13.0	Instruction Set Summary	103
14.0	Development Support	111
15.0	Electrical Characteristics	115
16.0	DC and AC Characteristics Graphs and Tables	141
17.0	Packaging Information	155
Appe	ndix A: Revision History	165
Appe	ndix B: Device Differences	165
INDE	X	167
The I	/icrochip Web Site	173
Custo	mer Change Notification Service	173
Custo	mer Support	173
Read	er Response	174
PIC1	6F818/819 Product Identification System	175

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	l/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up or all inputs.
RB0/INT RB0 INT	6	7	7	I/O I	TTL ST ⁽¹⁾	Bidirectional I/O pin. External interrupt pin.
RB1/SDI/SDA RB1 SDI SDA	7	8	8	I/O I I/O	TTL ST ST	Bidirectional I/O pin. SPI data in. I ² C™ data.
RB2/SDO/CCP1 RB2 SDO CCP1	8	9	9	I/O O I/O	TTL ST ST	Bidirectional I/O pin. SPI data out. Capture input, Compare output, PWM output.
RB3/CCP1/PGM RB3 CCP1 PGM	9	10	10	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Capture input, Compare output, PWM output. Low-Voltage ICSP™ Programming enable pir
RB4/SCK/SCL RB4 SCK SCL	10	11	12	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI Synchronous serial clock input for I ² C.
RB5/SS RB5 SS	11	12	13	I/O I	TTL TTL	Bidirectional I/O pin. Interrupt-on-change pin. Slave select for SPI in Slave mode.
RB6/T1OSO/T1CKI/PGC RB6 T1OSO T1CKI PGC	12	13	15	I/O O I I	TTL ST ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 Oscillator output. Timer1 clock input. In-circuit debugger and ICSP programming clock pin.
RB7/T1OSI/PGD RB7 T1OSI PGD	13	14	16	I/O I I	TTL ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 oscillator input. In-circuit debugger and ICSP programming data pin.
Vss	5	5, 6	3, 5	Р	_	Ground reference for logic and I/O pins.
Vdd	14	15, 16	17, 19	Р	-	Positive supply for logic and I/O pins.

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h ⁽¹⁾	INDF	Addressir	0000 0000	23							
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
82h ⁽¹⁾	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte			•	•	0000 0000	23
83h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
84h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poi	nter	•	•	•	•	xxxx xxxx	23
85h	TRISA	TRISA7	TRISA6	TRISA5 ⁽³⁾	PORTA Data	a Direction Re	egister (TRIS	A<4:0>		1111 1111	39
86h	TRISB	PORTB D	Data Directio	n Register						1111 1111	43
87h	—	Unimplen	nented							—	—
88h	—	Unimplen	nented							—	-
89h	—	Unimplen	nented							—	—
8Ah ^(1,2)	PCLATH	—	—	_	Write Buffer	for the upper	5 bits of the	PC		0 0000	23
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19
8Dh	PIE2		_	_	EEIE			_	_	0	21
8Eh	PCON	—	—	_	—	—	—	POR	BOR	dd	22
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	—	IOFS	_	_	-000 -0	38
90h ⁽¹⁾	OSCTUNE	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36
91h	—	Unimplen	nented							—	—
92h	PR2		eriod Regist							1111 1111	68
93h	SSPADD	Synchron	ous Serial P	ort (I ² C™ mo	de) Address	Register	T	r	r	0000 0000	71, 76
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	72
95h	_	Unimplen	nented							_	
96h	_	Unimplen	nented							_	
97h		Unimplen	nented							_	—
98h	—	Unimplen	nented							—	—
99h	—	Unimplemented —								—	
9Ah	_	Unimplemented —								—	
9Bh	—	Unimplen	nented							—	—
9Ch	—	Unimplen	nented							—	—
9Dh	—	Unimplen	nented							—	—
9Eh	ADRESL	A/D Resu	It Register L	ow Byte		1	1	n	n	XXXX XXXX	81
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	82

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.$

Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
	bit 7							bit (
7	RBPU: PO	RTB Pull-up	Enable bit					
		B pull-ups are B pull-ups are		individual po	ort latch valu	ues		
t 6	INTEDG: I	nterrupt Edge	e Select bit					
		pt on rising e pt on falling e						
t 5	TOCS: TMI	R0 Clock Sou	irce Select bi	it				
		tion on T0CK al instruction (•	CLKO)				
t 4	TOSE: TM	R0 Source Ec	lge Select bit	t				
		nent on high-t nent on low-to						
t 3	PSA: Pres	caler Assignn	nent bit					
		aler is assigne aler is assigne						
t 2-0	PS2:PS0:	Prescaler Ra	te Select bits					
	Bit Value	TMR0 Rate 1 : 2	WDT Rate					
	001	1:4	1:2					
	010 011	1 : 8 1 : 16	1:4 1:8					
	100	1:32	1:16					
	101	1:64	1:32					
	110 111	1 : 128 1 : 256	1 : 64 1 : 128					
	Legend:							
	R = Reada	able bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	'0'
	-n = Value	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	unknown

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF
bit 7							bit (
GIE: Globa	al Interrupt Er	nable bit					
	es all unmask les all interrup		;				
PEIE: Peri	pheral Interru	ipt Enable bit					
	es all unmask les all periphe						
TMR0IE: T	MR0 Overflo	w Interrupt E	nable bit				
	es the TMR0 les the TMR0						
INTE: RB0	/INT Externa	I Interrupt En	able bit				
	es the RB0/IN les the RB0/II						
RBIE: RB	Port Change	Interrupt Ena	able bit				
	es the RB po les the RB po	•	•				
TMR0IF: T	MR0 Overflo	w Interrupt F	lag bit				
	register has register did r		must be clea	ared in softv	vare)		
INTF: RB0	/INT Externa	I Interrupt Fla	ng bit				
	B0/INT exter B0/INT exter		· ·		ed in softwa	ire)	
RBIF: RB	Port Change	Interrupt Flag	g bit				
	h condition w Ind allow flag		•	RBIF. Read	ing PORTB	will end the	e mismatcl
	st one of the of the RB7:R	•	•	•	be cleared in	n software)	
Legend:							
R = Reada	able bit	W = Wr	ritable bit	U = Unim	plemented	bit, read as	'0'


'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

FIGURE 5-13: BLOCK DIAGRAM OF RB5 PIN



6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

OPTION_	REG: OPTI	ON REGI	STER (AD	DRESS 81h,	181h)					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					·		bit 0			
RBPU: PORTB Pull-up Enable bit										
	1 = PORTB pull-ups are disabled									
1 = Interro	upt on rising	edge of RB	0/INT pin							
		•								
1 = Transi	tion on TOCK	(I pin								
		•	(CLKO)							
TOSE: TM	R0 Source E	dge Select	bit							
	1 = Increment on high-to-low transition on T0CKI pin									
PSA: Pres	caler Assign	ment bit								
	1 = Prescaler is assigned to the WDT									
000	1:2	1:1								
001	1:4	1:2								
100	1:32	1:16								
101	1:64	1:32								
110 111	1 : 128 1 : 256									
1										
-	abla bit	10/ 1	Nritabla hit		lomontod b	it read as '	0'			
•										
	alfur	1 = 0			Jieareu	x = Dit is u	IKHOWH			
Note:										
changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.										
	R/W-1 RBPU bit 7 RBPU: PC 1 = PORT 0 = PORT INTEDG: I 1 = Intern 0 = Intern TOCS: TM 1 = Transi 0 = Intern TOSE: TM 1 = Increm 0 = Intern PSA: Presc 1 = Presca 0 = Presca PS2:PS0: Bit Value 000 011 100 111 Legend: R = Reada -n = Value	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up1 = PORTB pull-ups a0 = PORTB pull-ups a0 = PORTB pull-ups aINTEDG: Interrupt Edg1 = Interrupt on rising0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on TOCK0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = S2:PS0: Prescaler RaBit Value TMR0 Rate0001 : 20011 : 40101 : 80111 : 161001 : 321011 : 641101 : 1281111 : 256Legend:R = Readable bit-n = Value at PORNote: To avoid an Mid-Range	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RE0 = Interrupt on falling edge of RETOCS: TMR0 Clock Source Select1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Source Edge Select til1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high transPSA: Prescaler Assignment bit1 = Prescaler is assigned to the W0 = Prescaler is assigned to the TPS2:PS0: Prescaler Rate Select toBit Value TMR0 Rate WDT Rate0001:20101:81:40111:161:321:001:281:101:1281:261:1281:101:1281:111:2561:1281:1281:111:1281:1281:111:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:11 <tr< td=""><td>R/W-1R/W-1R/W-1R/W-1$\overline{\text{RBPU}}$INTEDGTOCSTOSEbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 12811211311411411511511611111711111111281111132114115115116117117118119119119</td><td>R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161011 : 2661111 : 2561101 : 1281101 : 1281111 : 2561111 : 2661111 : 266112'0' = Bit is clearedNote: To avoid an unintended device Reset, the instruction sequen <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) mutable</td><td>RW-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2PS1bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate WDT Rate0001:2011:321:11:11:2011:281:11:11:261:111:2561:128Legend:R = Readable bitMote:To avoid an unintended device Reset, the instruction sequence shown in <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) must be exect</td></td<></td></tr<>	R/W-1R/W-1R/W-1R/W-1 $\overline{\text{RBPU}}$ INTEDGTOCSTOSEbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 12811211311411411511511611111711111111281111132114115115116117117118119119119	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161011 : 2661111 : 2561101 : 1281101 : 1281111 : 2561111 : 2661111 : 266112'0' = Bit is clearedNote: To avoid an unintended device Reset, the instruction sequen <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) mutable</td><td>RW-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2PS1bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate WDT Rate0001:2011:321:11:11:2011:281:11:11:261:111:2561:128Legend:R = Readable bitMote:To avoid an unintended device Reset, the instruction sequence shown in <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) must be exect</td></td<>	RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value TMR0 Rate WDT Rate0001 : 20011 : 40111 : 161011 : 2661111 : 2561101 : 1281101 : 1281111 : 2561111 : 2661111 : 266112'0' = Bit is clearedNote: To avoid an unintended device Reset, the instruction sequen <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) mutable	RW-1R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAPS2PS1bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate WDT Rate0001:2011:321:11:11:2011:281:11:11:261:111:2561:128Legend:R = Readable bitMote:To avoid an unintended device Reset, the instruction sequence shown in <i>Mid-Range MCU Family Reference Manual"</i> (DS33023) must be exect			

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k\Omega. As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).


EQUATION 11-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF = 2 μ s + TC + [(Temperature - 25°C)(0.05 μ s/°C)] TC = CHOLD (RIC + Rss + Rs) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μ s TACQ = 2 μ s + 16.47 μ s + [(50°C - 25°C)(0.05 μ s/°C) = 19.72 μ s

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL



NOTES:

12.2 Reset

The PIC16F818/819 differentiates between various kinds of Reset:

- Power-on Reset (POR)
- MCLR Reset during normal operation
- MCLR Reset during Sleep
- WDT Reset during normal operation
- WDT wake-up during Sleep
- Brown-out Reset (BOR)

Some registers are not affected in any Reset condition. Their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on Power-on Reset (POR), on the MCLR and WDT Reset, on MCLR Reset during Sleep and Brownout Reset (BOR). They are not affected by a WDT wake-up which is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different Reset situations as indicated in Table 12-3. These bits are used in software to determine the nature of the Reset. Upon a POR, BOR wake-up from Sleep, the CPU requires or approximately 5-10 µs to become ready for code execution. This delay runs in parallel with any other timers. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the on-chip Reset circuit is shown in Figure 12-1.




FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

12.9 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit, $\overline{\text{BOR}}$. Bit $\overline{\text{BOR}}$ is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit, $\overline{\text{POR}}$. It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-u	p	Brown-out R	leset	Wake-up
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
EXTRC, EXTCLK, INTRC	Tpwrt	5-10 μs ⁽¹⁾	TPWRT	5-10 μs ⁽¹⁾	5-10 μs ⁽¹⁾

Note 1: CPU start-up is always invoked on POR, BOR and wake-up from Sleep.

TABLE 12-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD	
0	x	1	1	Power-on Reset
0	x	0	х	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep

Legend: u = unchanged, x = unknown

TABLE 12-3: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 ⁽¹⁾	uuul Ouuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

FIGURE 12-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

OSC1 / CLKO ⁽⁴⁾ //	3 Q4 ; Q1 Q2 Q3 Q4 ; Q1 /////////			. Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4;
INT pin	<u> </u>		I	1	1	
INTF Flag (INTCON<1>)		\ <u>+</u>		Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	i i i i i i i i i i i i i i i i i i i	cessor in Sleep			, , , , ,	
INSTRUCTION FLOW		1	l I	I I	1	1
PC Y PC	X PC + 1 X	PC + 2	X PC + 2	X PC + 2	0004h	X 0005h
Fetched Inst(PC) = S	Sleep Inst(PC + 1)		Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction Executed { Inst(PC -	- 1) Sleep		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Note 1 XT HS or IP	Oscillator mode assumed					

2: TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Oscillator mode.

GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line. 3:

4: CLKO is not available in these oscillator modes but shown here for timing reference.

12.14 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-6 shows which features are consumed by the background debugger.

TABLE 12-6: DEB	JGGER RESOURCES
-----------------	-----------------

I/O pins	RB6, RB7		
Stack	1 level		
Program Memory	Address 0000h must be NOP		
	Last 100h words		
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF		

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

13.2 Instruction Descriptions

ADDLW	Add Literal and W			
Syntax:	[<i>label</i>] ADDLW k			
Operands:	$0 \le k \le 255$			
Operation:	$(W) + k \to (W)$			
Status Affected:	C, DC, Z			
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.			

ANDWF	AND W with f		
Syntax:	[label] ANDWF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	(W) .AND. (f) \rightarrow (destination)		
Status Affected:	Z		
Description:	AND the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.		

ADDWF	Add W and f			
Syntax:	[label] ADDWF f,d			
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$			
Operation:	(W) + (f) \rightarrow (destination)			
Status Affected:	C, DC, Z			
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.			

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W			
Syntax:	[<i>label</i>] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .AND. (k) \rightarrow (W)			
Status Affected:	Z			
Description:	The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register.			

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

RETFIE	FIE Return from Interrupt RLF		Rotate Left f through Carry		
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d		
Operands:	None	Operands:	$0 \le f \le 127$		
Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]		
	$1 \rightarrow GIE$	Operation:	See description below		
Status Affected:	None	Status Affected:	С		
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is stored back in register 'f'.		

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry			
Syntax:	[<i>label</i>] RETLW k	Syntax:	[label] RRF f,d			
Operands: Operation:	$0 \le k \le 255$ k \rightarrow (W);	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
oporation	$TOS \rightarrow PC$	Operation:	See description below			
Status Affected:	None	Status Affected:	С			
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.			

─→ C →	Register f	

RETURN	Return from Subroutine	SLEEP	Enter Sleep mode
Syntax:	[label] RETURN	Syntax:	[label] SLEEP
Operands:	None	Operands:	None
Operation:	$TOS \rightarrow PC$	Operation:	$00h \rightarrow WDT$,
Status Affected:	None		$0 \rightarrow WDT$ prescaler, 1 $\rightarrow TO$,
Description:	Return from subroutine. The stack		$0 \rightarrow PD$
	is POPed and the top of the stack (TOS) is loaded into the program	Status Affected:	TO, PD
	counter. This is a two-cycle instruction.	Description:	The Power-Down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

14.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

14.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

15.4 DC Characteristics: PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)


DC CHA	ARACTI	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	VIL	Input Low Voltage	•				
		I/O ports:					
D030		with TTL buffer	Vss	_	0.15 Vdd	V	For entire VDD range
D030A			Vss	_	0.8V	V	$4.5V \le V\text{DD} \le 5.5V$
D031		with Schmitt Trigger buffer	Vss	_	0.2 Vdd	V	
D032		MCLR, OSC1 (in RC mode)	Vss	_	0.2 Vdd	V	(Note 1)
D033		OSC1 (in XT and LP mode)	Vss	_	0.3V	V	
		OSC1 (in HS mode)	Vss	_	0.3 Vdd	V	
		Ports RB1 and RB4:					
D034		with Schmitt Trigger buffer	Vss	_	0.3 Vdd	V	For entire VDD range
	Viн	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	2.0	_	Vdd	V	$4.5V \leq V\text{DD} \leq 5.5V$
D040A			0.25 VDD + 0.8V	—	Vdd	V	For entire VDD range
D041		with Schmitt Trigger buffer	0.8 Vdd	_	Vdd	V	For entire VDD range
D042		MCLR	0.8 Vdd	_	Vdd	V	
D042A		OSC1 (in XT and LP mode)	1.6V	_	Vdd	V	
		OSC1 (in HS mode)	0.7 Vdd	_	Vdd	V	
D043		OSC1 (in RC mode)	0.9 Vdd	_	Vdd	V	(Note 1)
		Ports RB1 and RB4:					
D044		with Schmitt Trigger buffer	0.7 Vdd		Vdd	V	For entire VDD range
D070	Ipurb	PORTB Weak Pull-up Current	50	250	400	μΑ	VDD = 5V, VPIN = VSS
	lı∟	Input Leakage Current (Notes	2, 3)				
D060		I/O ports	_	—	±1	μΑ	Vss \leq VPIN \leq VDD, pin at high-impedance
D061		MCLR	—	—	±5	μA	$V \textbf{s} \textbf{s} \leq V \textbf{PIN} \leq V \textbf{D} \textbf{D}$
D063		OSC1	_	—	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP oscillator configuration

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F818/819 be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.

FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



Param No.	Symbol		Characteristic	Min	Тур†	Max	Units	Conditions		
40*	T⊤0H	T0CKI High Pulse Width		No Prescaler	0.5 TCY + 20	—	—	ns	Must also meet parameter 42	
				With Prescaler	10	_	_	ns		
41*	TT0L	T0CKI Low Pulse Width		No Prescaler	0.5 TCY + 20	_	—	ns	Must also meet parameter 42	
				With Prescaler	10	_	_	ns		
42*	TT0P	T0CKI Period		No Prescaler	Tcy + 40	_	_	ns		
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	—	—	ns	N = prescale value (2, 4,, 256)	
45*	T⊤1H	T1CKI High Time	Synchronous, Pre	scaler = 1	0.5 TCY + 20	_	—	ns	Must also meet	
			Synchronous, Prescaler = 2,4,8	PIC16F818/819	15	_	_	ns	parameter 47	
				PIC16LF818/819	25	_	_	ns		
			Asynchronous	PIC16F818/819	30		_	ns		
				PIC16LF818/819	50	_	_	ns		
46*	T⊤1L	T1CKI Low Time	Synchronous, Prescaler = 1		0.5 Tcy + 20		—	ns	Must also meet	
			Synchronous, Prescaler = 2,4,8	PIC16 F 818/819	15	-	_	ns	parameter 47	
				PIC16LF818/819	25	_	—	ns		
			Asynchronous	PIC16 F 818/819	30		—	ns		
				PIC16LF818/819	50	-	_	ns		
47*	Ττ1Ρ	T1CKI Input Period	Synchronous	PIC16 F 818/819	Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value (1, 2, 4, 8)	
				PIC16 LF 818/819	Greater of: 50 or <u>Tcy + 40</u> N				N = prescale value (1, 2, 4, 8)	
			Asynchronous	PIC16 F 818/819	60	—	—	ns		
				PIC16 LF 818/819	100	_	_	ns		
	F⊤1	Timer1 Oscillator Input Frequency Range (Oscillator enabled by setting bit T1OSCEN)			DC	—	32.768	kHz		
48	TCKEZTMR1	Delay from External Clock Edge to Timer Increment			2 Tosc	_	7 Tosc			

TABLE 15-4:	TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS
-------------	---

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 16-21: MINIMUM AND MAXIMUM VIN vs. VDD (TTL INPUT, -40°C TO +125°C)






17.0 **PACKAGING INFORMATION**


17.1 **Package Marking Information**

18-Lead PDIP (300 mil)



20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimensio	MIN	NOM	MAX	
Number of Pins	Ν			
Pitch	е	0.65 BSC		
Overall Height	А	-	-	2.00
Molded Package Thickness	A2	1.65	1.75	1.85
Standoff	A1	0.05	-	-
Overall Width	Е	7.40	7.80	8.20
Molded Package Width	E1	5.00	5.30	5.60
Overall Length	D	6.90	7.20	7.50
Foot Length	L	0.55	0.75	0.95
Footprint	L1	1.25 REF		
Lead Thickness	С	0.09	_	0.25
Foot Angle	φ	0°	4°	8°
Lead Width	b	0.22	-	0.38

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B