



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f818t-i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.0 DEVICE OVERVIEW

This document contains device specific information for the operation of the PIC16F818/819 devices. Additional information may be found in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023) which may be downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC16F818/819 belongs to the Mid-Range family of the PIC[®] devices. The devices differ from each other in the amount of Flash program memory, data memory and data EEPROM (see Table 1-1). A block diagram of the devices is shown in Figure 1-1. These devices contain features that are new to the PIC16 product line:

- Internal RC oscillator with eight selectable frequencies, including 31.25 kHz, 125 kHz, 250 kHz, 500 kHz, 1 MHz, 2 MHz, 4 MHz and 8 MHz. The INTRC can be configured as the system clock via the configuration bits. Refer to Section 4.5 "Internal Oscillator Block" and Section 12.1 "Configuration Bits" for further details.
- The Timer1 module current consumption has been greatly reduced from 20 μA (previous PIC16 devices) to 1.8 μA typical (32 kHz at 2V), which is ideal for real-time clock applications. Refer to Section 6.0 "Timer0 Module" for further details.
- The amount of oscillator selections has increased. The RC and INTRC modes can be selected with an I/O pin configured as an I/O or a clock output (Fosc/4). An external clock can be configured with an I/O pin. Refer to **Section 4.0 "Oscillator Configurations"** for further details.

TABLE 1-1:AVAILABLE MEMORY INPIC16F818/819 DEVICES

Device Program		Data	Data	
Flash		Memory	EEPROM	
PIC16F818	1K x 14	128 x 8	128 x 8	

Device	Program	Data	Data	
	Flash	Memory	EEPROM	
PIC16F819	2K x14	256 x 8	256 x 8	

There are 16 I/O pins that are user configurable on a pin-to-pin basis. Some pins are multiplexed with other device functions. These functions include:

- External Interrupt
- Change on PORTB Interrupt
- Timer0 Clock Input
- Low-Power Timer1 Clock/Oscillator
- Capture/Compare/PWM
- 10-bit, 5-channel Analog-to-Digital Converter
- SPI/I²C
- MCLR (RA5) can be configured as an Input

Table 1-2 details the pinout of the devices with descriptions and details for each pin.

FIGURE 2-4: PIC16F819 REGISTER FILE MAP

ŀ	File Address		File Address	ļ	File Address	А	Fi dd
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	18
TMR0	01h	OPTION_REG	81h	TMR0	101h	OPTION_REG	18
PCL	02h	PCL	82h	PCL	102h	PCL	1
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	1
FSR	04h	FSR	84h	FSR	104h	FSR	1
PORTA	05h	TRISA	85h		105h		1
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	1
	07h		87h		107h		1
	08h		88h		108h		18
	09h		89h		109h		18
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18
PIR1	0Ch	PIE1	8Ch	EEDATA	10Ch	EECON1	18
PIR2	0Dh	PIE2	8Dh	EEADR	10Dh	EECON2	18
TMR1L	0Eh	PCON	8Eh	EEDATH	10Eh	Reserved ⁽¹⁾	18
TMR1H	0Fh	OSCCON	8Fh	EEADRH	10Fh	Reserved ⁽¹⁾	18
T1CON	10h	OSCTUNE	90h		110h		19
TMR2	11h		91h				
T2CON	12h	PR2	92h				
SSPBUE	13h	SSPADD	93h				
SSPCON	14n	SSPSTAT	94h				
	15h		95h				
	160		96h				
CCP1CON	170		97h				
	18n 10h		98h				
	1911		99n				
	1 A II 1 B b		9An ODh				
	101 10b		9BN				
			9011 00h				
	1Eh	ADRESI					
	1Fh		9En 9Fh		11Fh		19
ADCONU	20h				120h		1.
	2011		AUN				
General		General		General			
Purpose		Register		Register		Accesses	
Register		80 Bytes		80 Bytes		20h-7Fh	
96 Bytes				,			
		A a a a a a a a a a a	EFh	A.0000000	16Fh		
		ACCESSES 70h-7Fh	FUN	70h-7Fh			
Bank 0	J 7Fh	Rank 1	FFh	Bank 2	17Fh	Rank 3	1
Dalik U		Dalik I		Dank Z		Dank J	

REGISTER 3-1:	EECON1: EEPROM ACCESS CONTROL REGISTER 1 (ADDRESS 18Ch)								
	R/W-x	U-0	U-0	R/W-x	R/W-x	R/W-0	R/S-0	R/S-0	
	EEPGD	—	_	FREE	WRERR	WREN	WR	RD	
	bit 7							bit 0	
bit 7	EEPGD: Pr	ogram/Data	EEPROM	Select bit					
	1 = Access 0 = Access Reads '0' a	es program es data mer fter a POR;	memory nory this bit canr	not be chang	ged while a v	write operati	on is in prog	ress.	
bit 6-5	Unimplem	ented: Read	d as '0'						
bit 4	FREE: EEF	PROM Force	ed Row Eras	se bit					
	1 = Erase th 0 = Perforn	ne program n write-only	memory row	addressed	by EEADRH	I:EEADR on	the next WF	R command	
bit 3	WRERR: EEPROM Error Flag bit								
	 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during normal operation) 0 = The write operation completed 								
bit 2	WREN: EE	PROM Write	e Enable bit						
	1 = Allows write cycles0 = Inhibits write to the EEPROM								
bit 1	WR: Write Control bit								
	 1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software. 0 = Write cycle to the EEPROM is complete 								
bit 0	RD: Read Control bit								
	 1 = Initiates an EEPROM read, RD is cleared in hardware. The RD bit can only be set (not cleared) in software. 								
	0 = Does r	not initiate a	n EEPROM	read					
	Logond							1	

Legend:			
R = Readable bit	W = Writable bit	S = Set only	U = Unimplemented bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



CERAMIC RESONATOR OPERATION (HS OR XT

OSC CONFIGURATION)



- **2:** A series resistor (Rs) may be required.
- 3: RF varies with the resonator chosen (typically between 2 M Ω to 10 M Ω).

TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

Typical Capacitor Values Used:								
Mode	Freq	OSC1	OSC2					
ХТ	455 kHz	56 pF	56 pF					
	2.0 MHz	47 pF	47 pF					
	4.0 MHz	33 pF	33 pF					
HS	8.0 MHz	27 pF	27 pF					
	16.0 MHz	22 pF	22 pF					

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .

4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)







6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

					10111				
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1		
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0		
bit 7					•	I	bit 0		
RBPU: PC	RTB Pull-up	Enable bit							
1 = PORT 0 = PORT	B pull-ups a B pull-ups a	re disabled re enabled	by individua	I port latch val	ues				
INTEDG:	nterrupt Edg	e Select bit	t						
1 = Interru 0 = Interru	upt on rising upt on falling	edge of RB edge of RB	0/INT pin 30/INT pin						
T0CS : TM	R0 Clock So	urce Select	bit						
1 = Transit	tion on TOCK	(I pin							
0 = Interna	al instruction	cycle clock	(CLKO)						
TOSE: TMI	R0 Source E	dge Select	bit						
1 = Increm 0 = Increm	ient on high- ient on low-to	to-low trans o-high trans	sition on TO sition on TO	CKI pin CKI pin					
PSA: Prescaler Assignment bit									
 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module 									
PS2:PS0: Prescaler Rate Select bits									
Bit Value	TMR0 Rate	WDT Rat	e						
000	1:2	1:1							
001	1:4	1:2							
011	1:16	1:8							
100	1:32	1:16							
101	1:64	1:32							
110	1:128	1:64							
111	1 : 256	1 : 128							
Legend:									
R = Readable bit W			Vritable bit	U = Unimplemented bit, read as '0'					
-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is u	nknown		
Note:	To avoid an	unintendeo	device Re	set, the instruc	tion sequen	ce shown ir	n the <i>"PIC</i> ®		
	Mid-Range	MCU Fam	ily Referenc	e Manual" (D	533023) mu	ist be exec	uted when		
	changing th	e prescale	assignmer	t from Timer0	to the WDI	. This sequ	ence must		
	R/W-1 RBPU bit 7 RBPU : PC 1 = PORT 0 = PORT INTEDG: I 1 = Interna TOCS: TM 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Increm 0 = Interna TOSE : TMI 1 = Increm 0 = Increm PSA : Press 1 = Presca 0 = Presca PS2:PS0 : Bit Value 000 011 100 111 Legend : R = Reada -n = Value Note:	R/W-1 R/W-1 RBPU INTEDG bit 7 RBPU: PORTB pull-ups a 0 = PORTB pull-ups a 0 = PORTB pull-ups a INTEDG: Interrupt Edg 1 = Interrupt on rising 0 = Interrupt on falling TOCS: TMR0 Clock So 1 = Transition on TOCK 0 = Internal instruction TOSE: TMR0 Source E 1 = Increment on high- 0 = Increment on low-to PSA: Prescaler Assign 1 = Prescaler is assign 0 = Prescaler is assign 0 = Prescaler is assign 0 = Internal instruction 1 = Prescaler is assign 0 = Internal instruction 1 = 1:2 000 1 : 2 001 1 : 4 010 1 : 32 101 1 : 64 110 1 : 128 111 1 : 256 Legend: R = Readable bit -n = Value at POR Note: To avoid an <td< td=""><td>R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0 = Interrupt on falling edge of RE0 = Interrupt on falling edge of RE1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Clock Source Select1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Prescaler is assigned to the W0 = Prescaler is assigned to the TOPS2:PS0: Prescaler Rate Select bBit ValueTMR0 RateMOD1 : 20101 : 321101 : 161211: 641321: 641111 : 2561121: 641111 : 256Note:To avoid an unintended Mid-Range MCU Fam changing the prescaler hanging the prescaler</td><td>R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7RBPU: PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Internal instruction cycle clock (CLKO)TOCS: TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 moduPS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 01 1 2 1 1 1 010 1 1 4 1 2 010 1 1 2 1 1 6 110 1 1 4 1 2 010 1 1 2 1 1 6 111 1 1 256 1 1 28Legend: R = Readable bit -n = Value at POR -11 = Bit is setNote:To avoid an unintended device Resc Mid-Range MCU Family Reference changing the prescaler assignment bit -n = Value at POR</td><td>R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:2011:4011:161:101:11:121:101:111:121:101:121:111:121:121:101:1281:128Legend:R = Readable bitNote:To avoid an unintended device Reset, the instruct <i>Mid-Range MCU Family Reference Manual"</i> (DS changing the prescaler assignment from TimerO be followed ouver if the VIDT is displad</td><td>R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on TOCKI pin 0 Interrupt on tock (CLKO) 0 TOSE: TMR0 Source Edge Select bit 1 Pinterementon Ingh-to-low transition on TOCKI pin</td><td>R/W-1 R/W-1 <th< td=""></th<></td></td<>	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0 = Interrupt on falling edge of RE0 = Interrupt on falling edge of RE1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Clock Source Select1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Prescaler is assigned to the W0 = Prescaler is assigned to the TOPS2:PS0: Prescaler Rate Select bBit ValueTMR0 RateMOD1 : 20101 : 321101 : 161211: 641321: 641111 : 2561121: 641111 : 256Note:To avoid an unintended Mid-Range MCU Fam changing the prescaler hanging the prescaler	R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7 RBPU : PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Internal instruction cycle clock (CLKO) TOCS : TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 modu PS2:PS0 : Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 01 1 2 1 1 1 010 1 1 4 1 2 010 1 1 2 1 1 6 110 1 1 4 1 2 010 1 1 2 1 1 6 111 1 1 256 1 1 28 Legend: R = Readable bit -n = Value at POR -11 = Bit is set Note: To avoid an unintended device Resc Mid-Range MCU Family Reference changing the prescaler assignment bit -n = Value at POR	R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch val INTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:2011:4011:161:101:11:121:101:111:121:101:121:111:121:121:101:1281:128 Legend: R = Readable bitNote:To avoid an unintended device Reset, the instruct <i>Mid-Range MCU Family Reference Manual"</i> (DS changing the prescaler assignment from TimerO be followed ouver if the VIDT is displad	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on TOCKI pin 0 Interrupt on tock (CLKO) 0 TOSE: TMR0 Source Edge Select bit 1 Pinterementon Ingh-to-low transition on TOCKI pin	R/W-1 R/W-1 <th< td=""></th<>		

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

7.0 TIMER1 MODULE

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 Interrupt Enable bit, TMR1IE (PIE1<0>).

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

7.1 Timer1 Operation

Timer1 can operate in one of three modes:

- as a timer
- as a synchronous counter
- · as an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "Reset input". This Reset can be generated by the CCP1 module as the special event trigger (see **Section 9.1** "**Capture Mode**"). Register 7-1 shows the Timer1 Control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RB6/T1OSO/T1CKI/PGC and RB7/T1OSI/ PGD pins become inputs. That is, the TRISB<7:6> value is ignored and these pins read as '0'.

Additional information on timer modules is available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

REGISTER 7-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

bit 7-6	Unimplemented: Read	as '0'						
bit 5-4	T1CKPS1:T1CKPS0: Ti	mer1 Input Clock Presc	ale Select bits					
	11 = 1:8 Prescale value							
	10 = 1:4 Prescale value							
	01 = 1:2 Prescale value							
L H 0		llatar Enchla Control hit						
DILS		INALOF ENABLE CONTROL DIL						
	1 = Oscillator is enabled 0 = Oscillator is shut-off	(the oscillator inverter is	s turned off to eliminate power drain)					
hit 2	TISYNC: Timer1 Extern	al Clock Input Synchror	nization Control bit					
5112	TMR1CS = 1°							
	1 = Do not synchronize external clock input							
	0 = Synchronize externa	I clock input						
	<u>TMR1CS = 0:</u>							
	This bit is ignored. Time	r1 uses the internal cloc	k when TMR1CS = 0.					
bit 1	TMR1CS: Timer1 Clock Source Select bit							
	1 = External clock from 0 = Internal clock (Eosc	pin RB6/T1OSO/T1CKI	/PGC (on the rising edge)					
bit 0	TMR10N: Timer1 On bit	t i						
	1 = Fnables Timer1							
	0 = Stops Timer1							
	Legend:							
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'					

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

NOTES:

REGISTER 11-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	
bit 7									

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified, 6 Most Significant bits of ADRESH are read as '0'

 $_{\rm 0}$ = Left justified, 6 Least Significant bits of ADRESL are read as '0'

bit 6 ADCS2: A/D Clock Divide by 2 Select bit

1 = A/D clock source is divided by 2 when system clock is used 0 = Disabled

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

PCFG	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	Α	Α	Α	Α	Α	AVdd	AVss	5/0
0001	A	VREF+	Α	Α	Α	AN3	AVss	4/1
0010	A	A	Α	Α	Α	AVdd	AVss	5/0
0011	A	VREF+	Α	Α	Α	AN3	AVss	4/1
0100	D	A	D	Α	Α	AVdd	AVss	3/0
0101	D	VREF+	D	Α	Α	AN3	AVss	2/1
011x	D	D	D	D	D	AVdd	AVss	0/0
1000	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1001	Α	A	А	Α	Α	AVdd	AVss	5/0
1010	A	VREF+	Α	Α	Α	AN3	AVss	4/1
1011	Α	VREF+	VREF-	Α	Α	AN3	AN2	3/2
1100	A	VREF+	Vref-	Α	Α	AN3	AN2	3/2
1101	D	VREF+	Vref-	Α	Α	AN3	AN2	2/2
1110	D	D	D	D	A	AVdd	AVss	1/0
1111	D	VREF+	Vref-	D	Α	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = Number of analog input channels/Number of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k\Omega. As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

EQUATION 11-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF $= 2 \mu s + TC + [(Temperature - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ TC = CHOLD (RIC + Rss + Rs) In(1/2047) $= -120 pF (1 k\Omega + 7 k\Omega + 10 k\Omega) In(0.0004885)$ $= 16.47 \mu s$ $TACQ = 2 \mu s + 16.47 \mu s + [(50^{\circ}C - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$ $= 19.72 \mu s$

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL



11.5 A/D Operation During Sleep

The A/D module can operate during Sleep mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed which eliminates all digital switching noise from the conversion. When the conversion is completed, the GO/DONE bit will be cleared and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in Sleep, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To perform an A/D conversion in Sleep, ensure the SLEEP instruction immediately <u>follows</u> the instruction that sets the GO/DONE bit.

11.6 Effects of a Reset

A device Reset forces all registers to their Reset state. The A/D module is disabled and any conversion in progress is aborted. All A/D input pins are configured as analog inputs.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCP1M3:CCP1M0 bits (CCP1CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving the ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module but will still reset the Timer1 counter.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	ADIF		—	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0 0000	-0 0000
8Ch	PIE1	—	ADIE	_		SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	-0 0000
1Eh	ADRESH	A/D Res	A/D Result Register High Byte						xxxx xxxx	uuuu uuuu	
9Eh	ADRESL	A/D Res	A/D Result Register Low Byte					xxxx xxxx	uuuu uuuu		
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON	0000 00-0	0000 00-0
9Fh	ADCON1	ADFM	ADCS2		—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	000 0000
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5	PORTA	Data Di	ection Regis	ster		1111 1111	1111 1111

TABLE 11-2: REGISTERS/BITS ASSOCIATED WITH A/D

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

12.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising if bit INTEDG (OPTION_REG<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit, INTF (INTCON<1>), is set. This interrupt can be disabled by clearing enable bit, INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from Sleep if bit INTE was set prior to going into Sleep. The status of Global Interrupt Enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See **Section 12.13** "**Power-Down Mode** (**Sleep**)" for details on Sleep mode.

12.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit, TMR0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>) (see **Section 6.0 "Timer0 Module"**).

12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). See Section 3.2 "EECON1 and EECON2 Registers".

12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (i.e., W, Status registers). This will have to be implemented in software as shown in Example 12-1.

For PIC16F818 devices, the upper 64 bytes of each bank are common. Temporary holding registers, W_TEMP and STATUS_TEMP, should be placed here. These 64 locations do not require banking and therefore, make it easier for context save and restore.

For PIC16F819 devices, the upper 16 bytes of each bank are common.

EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;Copy W to TEMP register
SWAPF	STATUS, W	;Swap status to be saved into W
CLRF	STATUS	;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
:		
:(ISR)		;Insert user code here
:		
SWAPF	STATUS_TEMP, W	;Swap STATUS_TEMP register into W
		;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP, F	;Swap W_TEMP
SWAPF	W_TEMP, W	;Swap W_TEMP into W

12.13 Power-Down Mode (Sleep)

Power-Down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the \overline{PD} bit (Status<3>) is cleared, the \overline{TO} (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I²C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d
Operands:	None	Operands:	$0 \leq f \leq 127$
Operation:	$TOS \rightarrow PC$,		d ∈ [0,1]
	$1 \rightarrow GIE$	Operation:	See description below
Status Affected:	None	Status Affected:	С
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is stored back in register 'f'. $\begin{array}{c} \hline \hline$

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \leq k \leq 255$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	$d \in [0, 1]$ See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

 Register f	

RETURN	Return from Subroutine	SLEEP	Enter Sleep mode	
Syntax:	[label] RETURN	Syntax:	[label] SLEEP	
Operands:	None	Operands:	None	
Operation:	$TOS \to PC$	Operation:	00h → WDT, 0 → WDT prescaler, 1 → TO	
Status Affected:	None			
Description:	Return from subroutine. The stack		$0 \rightarrow PD$	
	is POPed and the top of the stack	Status Affected:	TO, PD	
	counter. This is a two-cycle instruction.	Description:	The Power-Down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.	

SUBLW	Subtract W from Literal
Syntax:	[<i>label</i>] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k - (W) \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.

14.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

14.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

14.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.



FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 15-7: BROWN-OUT RESET TIMING



TABLE 15-3:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (Low)	2			μS	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (no prescaler)	13.6	16	18.4	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024 Tosc	_	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	61.2	72	82.8	ms	VDD = 5V, -40°C to +85°C
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset		—	2.1	μS	
35	TBOR	Brown-out Reset Pulse Width	100	—	—	μS	$VDD \leq VBOR$ (D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν	18		
Pitch	е	.100 BSC		
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

Writing to Flash Program Memory	31
Code Protection	. 89, 100
Computed GOTO	23
Configuration Bits	
Crystal Oscillator and Ceramic Resonators	
Customer Change Notification Service	173
Customer Notification Service	173
Customer Support	173

D

Data EEPROM Memory	25
Associated Registers	
EEADR Register	25
EEADRH Register	25
EECON1 Register	25
EECON2 Register	25
EEDATA Register	25
EEDATH Register	25
Operation During Code-Protect	
Protection Against Spurious Writes	
Reading	27
Write Interrupt Enable Flag (EEIF Bit)	
Writing	27
Data Memory	
Special Function Registers	13
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	
Internal RC Accuracy	125
PIC16F818/819, PIC16LF818/819	126
Power-Down and Supply Current	118
Supply Voltage	117
Development Support	
Device Differences	165
Device Overview	5
Direct Addressing	24

Ε

EEADB Register 2	5		
LLADIN Negisler			
EEADRH Register2	5		
EECON1 Register	25		
EECON2 Register	5		
EEDATA Register2	:5		
EEDATH Register	25		
Electrical Characteristics11	5		
Endurance	1		
Errata	3		
External Clock Input	4		
External Interrupt Input (RB0/INT). See Interrupt Sources.			

F

Flash Program Memory2	25
Associated Registers	32
EEADR Register2	25
EEADRH Register2	25
EECON1 Register2	25
EECON2 Register2	25
EEDATA Register2	25
EEDATH Register2	25
Erasing2	28
Reading2	28
Writing	30
FSR Register13, 14, 15, 2	23
G	
General Purpose Register File1	10

L

I/O Ports ² C	39
Associated Registers	79
Master Mode Operation	79
Mode	76
Mode Selection	76
Multi Master Made Operation	70
Multi-Master Mode Operation	. 79
Slave Mode	. / /
Addressing	. 77
Reception	. 77
SCL, SDA Pins	.77
Transmission	77
ID Locations 89	100
In-Circuit Debugger	100
In Circuit Serial Programming	00
	109
	101
INDF Register14, 15	, 23
Indirect Addressing23	, 24
Instruction Format	103
Instruction Set	103
Descriptions	105
Read-Modify-Write Operations	103
Summary Table	100
	104
ADDLW	105
ADDWF	105
ANDLW	105
ANDWF	105
BCF	105
BSF	105
BTESC	106
DTECC	100
DIF 33	100
CALL	106
CLRF	106
CLRW	106
CLRWDT	106
COMF	107
DECF	107
DECESZ	107
COTO	107
	107
	107
INCFSZ	107
IORLW	108
IORWF	108
MOVF	108
MOVLW	108
MOVWF	108
NOP	108
DETEIE	100
	109
REILW	109
RETURN	109
RLF	109
RRF	109
SLEEP	109
SUBLW	110
SUBWE	110
SW/ADE	110
	110
	110
	110
INT Interrupt (RB0/INT). See Interrupt Sources.	
INTCON Register	15
GIE Bit	18
INTE Bit	18
INTF Bit	18
RBIF Bit	18
	10

Associated Registers62
Capacitor Selection
Counter Operation
Operation
Operation in Asynchronous Counter Mode
Operation in Synchronized Counter Mode58
Operation in Timer Mode58
Oscillator60
Oscillator Layout Considerations
Prescaler61
Resetting Register Pair (TMR1H, TMR1L)61
Resetting Using a CCP Trigger Output
TMR1H59
TMR1L59
Use as a Real-Time Clock61
Timer263
Associated Registers64
Output63
Postscaler63
Prescaler63
Prescaler and Postscaler63
Timing Diagrams
A/D Conversion140
Brown-out Reset131
Capture/Compare/PWM (CCP1)133
CLKO and I/O130
External Clock129
I ² C Bus Data137
I ² C Bus Start/Stop Bits136
I ² C Reception (7-Bit Address)
I ² C Transmission (7-Bit Address)
PWM Output68
Reset, Watchdog Timer, Oscillator Start-up
Timer and Power-up Timer 131
Timer and Power-up Timer131 Slow Rise Time (MCLR Tied to Vdd
Timer and P <u>ower-</u> up Timer
Timer and P <u>ower-up</u> Timer
Timer and Power-up Timer
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR Tied to Vdd Through Pull-up Resistor)
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 124 Time-out Sequence on Power-up (MCLR 135 Time-out Sequence on Power-up (MCLR 134
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 71ed to Vdd Through Pull-up Resistor) Time-out Sequence on Power-up (MCLR 95 Time-out Sequence on Power-up (MCLR 1ed to Vdd Through RC Network): Case 1
Timer and Power-up Timer131Slow Rise Time (MCLR Tied to Vdd Through RC Network)96SPI Master Mode75SPI Master Mode (CKE = 0, SMP = 0)134SPI Master Mode (CKE = 1, SMP = 1)134SPI Slave Mode (CKE = 0)75, 135SPI Slave Mode (CKE = 1)75, 135SPI Slave Mode (CKE = 1)75, 135Time-out Sequence on Power-up (MCLR Tied to Vdd Through Pull-up Resistor)95Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 195Time-out Sequence on Power-up (MCLR
Timer and Power-up Timer
Timer and Power-up Timer131Slow Rise Time (MCLR Tied to Vdd Through RC Network)96SPI Master Mode75SPI Master Mode (CKE = 0, SMP = 0)134SPI Master Mode (CKE = 1, SMP = 1)134SPI Slave Mode (CKE = 0)75, 135SPI Slave Mode (CKE = 1)75, 135SPI Slave Mode (CKE = 1)75, 135Time-out Sequence on Power-up (MCLR Tied to Vdd Through Pull-up Resistor)95Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 195Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 195Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 295Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 295Time-out Sequence on Power-up (MCLR Tied to Vdd Through RC Network): Case 295Timer0 and Timer1 External Clock132
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 110 Tied to Vdd Through Pull-up Resistor) 95 Time-out Sequence on Power-up (MCLR 110 Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 110 Tied to Vdd Through RC Network): Case 2 95 Timerout Sequence on Power-up (MCLR 12 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 2 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 2 Timet to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 128
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Timet to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 129
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Requirements 218 Timing Requirements 219 TMR0 Register 15
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Requirements 218 External Clock 129 TMR0 Register 15 TMR1CS Bit 57
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 129 TMR0 Register 15 TMR1K Register 13
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 2 Time-out Sequence on Power-up (MCLR 132 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 57 TMR1 Register 13 TMR1L Register 13
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 57 TMR1 Register 13 TMR1 Register 13 TMR1ON Bit 57
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Requirements 128 Timing Requirements 57 TMR1CS Bit 57 TMR1H Register 13 TMR1ON Bit 57 TMR2 Register 13
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 164 to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 164 to Vdd Through RC Network): Case 1 Tied to Vdd Through RC Network): Case 2 95 Timer0 and Timer1 External Clock 132 Timer1 Incrementing Edge 58 Wake-up from Sleep through Interrupt 100 Timing Parameter Symbology 128 Timing Requirements 57 External Clock 129 TMR1 Register 13 TMR1CS Bit 57 TMR1 Register 13 TMR1ON Bit 57 TMR2 Register 13 <
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 11ed to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 12e Time-out Sequence on Power-up (MCLR 132 Timeout Sequenc
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 11ed to Vdd Through Pull-up Resistor) Tied to Vdd Through RC Network): Case 1 95 Time-out Sequence on Power-up (MCLR 12e Time-out Sequence on Power-up (MCLR 132 Timeout Sequence on Power-up (MCLR 132 Timerout Sequence on Power-up (MCLR 132 Timeout Sequen
Timer and Power-up Timer 131 Slow Rise Time (MCLR Tied to Vdd 14 Through RC Network) 96 SPI Master Mode 75 SPI Master Mode (CKE = 0, SMP = 0) 134 SPI Master Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 1, SMP = 1) 134 SPI Slave Mode (CKE = 0) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 SPI Slave Mode (CKE = 1) 75, 135 Time-out Sequence on Power-up (MCLR 11 Tied to Vdd Through Pull-up Resistor) 95 Time-out Sequence on Power-up (MCLR 128 Timeout Sequence on Power-up (MCLR 132 Time-out Sequence on Power-up (MCLR 132 Timeout Sequence on Power-up (MCLR 132 Timeon and Timer1 External Clock 132

TRISA Register TRISB Register	14 14, 15
V	
Vdd Pin	8
Vss Pin	8
w	
Wake-up from Sleep	
Interrupts	93, 94
MCLR Reset	94
WDT Reset	94
Wake-up Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Enable (WDTEN Bit)	
INTRC Oscillator	
Postscaler. See Postscaler, WD1.	
Programming Considerations	
Lime-out Period	
WDT Reset, Normal Operation	91, 93, 94
WDT Reset, Sleep	
WDT wake-up	
Weite Callisian Datast Bit WCOL	
WINE CONSION DETECT BIT, WOOL	
WWW Address	
	3