E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5КВ (2К х 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f819-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts. Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF				
	bit 7							bit 0				
oit 7	GIE: Globa 1 = Enable 0 = Disabl	al Interrupt En es all unmask les all interrup	able bit ed interrupts	;								
oit 6	PEIE: Peri 1 = Enable 0 = Disabl	PEIE: Peripheral Interrupt Enable bit 1 = Enables all unmasked peripheral interrupts 0 = Disables all peripheral interrupts										
oit 5	TMROIE: T 1 = Enable 0 = Disabl	 TMR0IE: TMR0 Overflow Interrupt Enable bit 1 = Enables the TMR0 interrupt 0 = Disables the TMR0 interrupt 										
oit 4	INTE: RB0 1 = Enable 0 = Disabl	INTE: RB0/INT External Interrupt Enable bit 1 = Enables the RB0/INT external interrupt 0 = Disables the RB0/INT external interrupt										
oit 3	RBIE: RB 1 = Enable 0 = Disabl	Port Change es the RB por les the RB po	Interrupt Ena t change inte rt change int	ıble bit эrrupt errupt								
oit 2	TMROIF: T 1 = TMR0 0 = TMR0	MR0 Overflov register has register did r	w Interrupt Fl overflowed (r not overflow	lag bit nust be clea	red in softw	vare)						
oit 1	INTF: RB0 1 = The R 0 = The R	/INT External B0/INT exterr B0/INT exterr	Interrupt Fla nal interrupt o nal interrupt o	ig bit occurred (mi did not occu	ust be clear	ed in softwa	are)					
oit O	RBIF: RB A mismatcl condition a 1 = At leas 0 = None	 0 = The RB0/INT external interrupt did not occur RBIF: RB Port Change Interrupt Flag bit A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software) 0 = None of the RB7:RB4 pins have changed state 										
	Legend: R = Reada	able bit	W = Wr	itable bit	U = Unim	plemented	bit, read as	·0'				

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

2.2.2.8 **PCON Register**

Note:	Interrupt flag bits get set when an interrupt
110101	interrupt hag ble get eet interrupt
	condition occurs regardless of the state of
	its corresponding enable bit or the Global
	Interrupt Enable bit, GIE (INTCON<7>).
	User software should ensure the appropri-
	ate interrupt flag bits are clear prior to
	enabling an interrupt.

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR), a Brown-out Reset, an external MCLR Reset and WDT Reset.

-n = Value at POR

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a 'don't care' and is not necessarily predictable if the brownout circuit is disabled (by clearing the BOREN bit in the Configuration word).

REGISTER 2-8: PCON: POWER CONTROL REGISTER (ADDRESS 8Eh)

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-x		
	_	_	_	_	_	_	POR	BOR		
	bit 7							bit 0		
bit 7-2	Unimplem	ented: Read	l as '0'							
bit 1	POR: Powe	er-on Reset	Status bit							
	1 = No Por0 = A Pow	wer-on Rese er-on Reset	et occurred occurred (m	ust be set in	software aft	er a Power-	on Reset o	ccurs)		
bit 0	BOR: Brow	n-out Reset	Status bit							
	 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) 									
	Legend:									
	R = Reada	able bit	W = W	/ritable bit	U = Unim	plemented l	bit, read as	'0'		

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

5.2 PORTB and the TRISB Register

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt-onchange feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB0/INT is an external interrupt input pin and is configured using the INTEDG bit (OPTION_REG<6>).

PORTB is multiplexed with several peripheral functions (see Table 5-3). PORTB pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTB pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISB as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

TABLE 5-3:	PORTB FUNCTIONS
TABLE 5-3:	PURID FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit 0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SDI/SDA	bit 1	TTL/ST ⁽⁵⁾	Input/output pin, SPI data input pin or I ² C™ data I/O pin. Internal software programmable weak pull-up.
RB2/SDO/CCP1	bit 2	TTL/ST ⁽⁴⁾	Input/output pin, SPI data output pin or Capture input/Compare output/PWM output pin. Internal software programmable weak pull-up.
RB3/CCP1/PGM ⁽³⁾	bit 3	TTL/ST ⁽²⁾	Input/output pin, Capture input/Compare output/PWM output pin or programming in LVP mode. Internal software programmable weak pull-up.
RB4/SCK/SCL	bit 4	TTL/ST ⁽⁵⁾	Input/output pin or SPI and I ² C clock pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/SS	bit 5	TTL	Input/output pin or SPI slave select pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB6/T1OSO/T1CKI/ PGC	bit 6	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator output pin, Timer1 clock input pin or serial programming clock (with interrupt-on-change). Internal software programmable weak pull-up.
RB7/T1OSI/PGD	bit 7	TTL/ST ⁽²⁾	Input/output pin, Timer1 oscillator input pin or serial programming data (with interrupt-on-change). Internal software programmable weak pull-up.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: Low-Voltage ICSP[™] Programming (LVP) is enabled by default which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 18-pin mid-range devices.

- 4: This buffer is a Schmitt Trigger input when configured for CCP or SSP mode.
- **5:** This buffer is a Schmitt Trigger input when configured for SPI or I²C mode.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuu
86h, 186h	TRISB	PORTB	ORTB Data Direction Register							1111 1111	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

FIGURE 5-9: BLOCK DIAGRAM OF RB1 PIN



6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

					10111					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					•	I	bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
1 = PORT 0 = PORT	B pull-ups a B pull-ups a	re disabled re enabled	by individua	I port latch val	ues					
INTEDG:	nterrupt Edg	e Select bit	t							
 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 										
T0CS : TM	R0 Clock So	urce Select	bit							
1 = Transit	tion on TOCK	(I pin								
0 = Interna	al instruction	cycle clock	(CLKO)							
TOSE: TMI	R0 Source E	dge Select	bit							
1 = Increm 0 = Increm	ient on high- ient on low-to	to-low trans o-high trans	sition on TO sition on TO	CKI pin CKI pin						
PSA: Prescaler Assignment bit										
1 = Presca 0 = Presca	aler is assign aler is assign	ed to the W ed to the Ti	/DT mer0 modu	le						
PS2:PS0: Prescaler Rate Select bits										
Bit Value	TMR0 Rate	WDT Rat	e							
000	1:2	1:1								
001	1:4	1:2								
011	1:16	1:8								
100	1:32	1:16								
101	1:64	1:32								
110	1:128	1:64								
111	1 : 256	1 : 128								
Legend:										
R = Readable bit W =			Vritable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR $(1' = Bit is set)$ $(0' = Bit is cleared)$ x = Bit is unknown										
Note:	To avoid an	unintendeo	device Re	set, the instruc	tion sequen	ce shown ir	n the <i>"PIC</i> ®			
	Mid-Range	MCU Fam	ily Referenc	e Manual" (D	533023) mu	ist be exec	uted when			
	changing th	e prescale	assignmer	t from Timer0	to the WDI	. This sequ	ence must			
	R/W-1 RBPU bit 7 RBPU : PC 1 = PORT 0 = PORT INTEDG: I 1 = Interna TOCS: TM 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Increm 0 = Interna TOSE : TMI 1 = Increm 0 = Increm PSA : Press 1 = Presca 0 = Presca PS2:PS0 : Bit Value 000 011 100 111 Legend : R = Reada -n = Value Note:	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB pull-ups a1 = PORTB pull-ups a0 = PORTB pull-ups aINTEDG: Interrupt Edg1 = Interrupt on rising0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on TOCK0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = Internal instruction1 = 1:20001 : 20011 : 40101 : 20111 : 161001 : 256Legend:R = Readable bit-n = Value at PORNote:Note:To avoid anMid-Rangechanging thba fallound	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0 = Interrupt on falling edge of RE0 = Interrupt on falling edge of RE1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Clock Source Select1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Prescaler is assigned to the W0 = Prescaler is assigned to the TOPS2:PS0: Prescaler Rate Select bBit ValueTMR0 RateMOD1 : 20101 : 321101 : 161211: 641321: 641111 : 2561121: 641111 : 256Note:To avoid an unintended Mid-Range MCU Fam changing the prescaler hanging the prescaler hanging the prescaler hanging the prescaler hanging the prescaler	R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7 RBPU : PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Internal instruction cycle clock (CLKO) TOCS : TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 modu PS2:PS0 : Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 01 1 2 1 1 1 010 1 1 4 1 2 010 1 1 2 1 1 6 110 1 1 4 1 2 	R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch val INTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:2011:4011:161:101:11:121:101:111:121:101:121:111:121:121:101:1281:128 Legend: R = Readable bitNote:To avoid an unintended device Reset, the instruct <i>Mid-Range MCU Family Reference Manual"</i> (DS changing the prescaler assignment from TimerO be followed ouver if the WDT is one paint form TimerO	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on TOCKI pin 0 Interrupt on tock (CLKO) 0 TOSE: TMR0 Source Edge Select bit 1 Pinterementon Ingh-to-low transition on TOCKI pin	R/W-1 R/W-1 <th< td=""></th<>			

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

NOTES:

9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled). The CCP module's input/output pin (CCP1) can be configured as RB2 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word register.

Additional information on the CCP module is available in the "PIC[®] Mid-Range MCU Family Reference Manual" (DS33023) and in Application Note AN594, "Using the CCP Module(s)" (DS00594).

TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture Compare	Timer1 Timer1
PWM	Timer2

REGISTER 9-1: CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

							•	,			
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0			
	bit 7							bit 0			
bit 7-6	Unimpleme	ented: Read	as '0'								
bit 5-4	CCP1X:CCP1Y: PWM Least Significant bits										
	Capture mode: Unused.										
	<u>Compare mode:</u> Unused.										
	<u>PWM mode:</u> These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.										
bit 3-0	CCP1M3:CCP1M0: CCP1 Mode Select bits										
	0000 = Capture/Compare/PWM disabled (resets CCP1 module)										
	0100 = Capture mode, every falling edge										
	0101 = Capture mode, every rising edge										
	0110 = Capture mode, every 4th rising edge										
	0111 = Capture mode, every 16th rising edge										
	1000 = Compare mode, set output on match (CCP11F bit is set)										
	1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)										
	1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected); CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)										
	11xx = PWM mode										
	Legend:										
	R = Reada	ble bit	W = V	Vritable bit	U = Uni	implemented	l bit, read as	; '0'			
	-n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is	unknown			

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit, SSPIF (PIR1<3>), is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

10.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for 18/20 pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has a high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/Os.

Additional information on using the A/D module can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0					
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE		ADON					
	bit 7							bit 0					
bit 7-6	ADCS1:AD	DCS0: A/D C	onversion C	lock Select I	oits								
	If $ADCS2 = 0$.												
	00 = Fosc/2												
	01 = Fosc	/8											
	10 = Fosc/	/32											
	11 = FRC (clock derived	from the in	ternal A/D m	odule RC o	scillator)							
	If ADCS2 =	<u>= 1:</u>											
	00 = FOSC	/4											
	01 = FOSC	/16 /c/											
	10 = FOSC/64 11 - FRC (clock derived from the internal A/D module PC oscillator)												
hit 5-3													
DII 0-0													
	000 – Cha	nnel 1 (RA1/	ANO) AN1)										
	010 = Cha	nnel 2 (RA2/	AN2)										
	011 = Channel 3 (RA3/AN3)												
	100 = Channel 4 (RA4/AN4)												
bit 2	GO/DONE: A/D Conversion Status bit												
	<u>If ADON = 1:</u>												
	1 = A/D conversion in progress (setting this bit starts the A/D conversion)												
	 A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete) 												
bit 1	Unimplem	ented: Read	l as '0'										
bit 0	ADON: A/I) On bit											
	1 = A/D co	onverter mod	ule is operat	ting									
	0 = A/D cc	onverter mod	ule is shut-o	ff and consu	mes no ope	erating current							
	Legend:												
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented bit	, read as '()'					

'1' = Bit is set

0' = Bit is cleared

REGISTER 11-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

-n = Value at POR

x = Bit is unknown

REGISTER 12-1: CONFIGURATION WORD (ADDRESS 2007h)⁽¹⁾

R/P-1	R/P-1	R/P-1							
CP	ССРМХ	DEBUG WRT1 WRT0 CPD IVP BOREN MCLRE FOSC2 PWRTEN WDTEN FOSC1 FOSC0							
bit 13	00111.00	bit 0							
bit 13		CP: Flash Program Memory Code Protection bit							
		1 = Code protection off							
L:10		0 = All memory locations code-protected							
DITTZ		CCPMX: CCP1 Pin Selection bit							
		0 = CCP1 function on RB3							
bit 11		DEBUG: In-Circuit Debugger Mode bit							
		1 = In-Circuit Debugger disabled, RB6 and RB7 are general purpose I/O pins							
		0 = In-Circuit Debugger enabled, RB6 and RB7 are dedicated to the debugger							
bit 10-	9	WRT1:WRT0: Flash Program Memory Write Enable bits							
		For PIC16F818:							
		11 = Write protection off							
		01 = 000h to 03FF write-protected							
		For PIC16F819:							
		11 = Write protection off							
		10 = 0000h to 01FFh write-protected, 0200h to 07FFh may be modified by EECON control							
		01 = 0000h to 03FFh write-protected, 0400h to 07FFh may be modified by EECON control							
hit 8		CPD: Data EE Memory Code Protection bit							
		1 = Code protection off							
		0 = Data EE memory locations code-protected							
bit 7		LVP: Low-Voltage Programming Enable bit							
		1 = RB3/PGM pin has PGM function, Low-Voltage Programming enabled							
hit C		0 = RB3/PGM pin has digital I/O function, HV on MULR must be used for programming							
		1 – BOR enabled							
		0 = BOR disabled							
bit 5		MCLRE: RA5/MCLR/VPP Pin Function Select bit							
		1 = RA5/MCLR/VPP pin function is MCLR							
		0 = RA5/MCLR/VPP pin function is digital I/O, MCLR internally tied to VDD							
bit 3		PWRTEN: Power-up Timer Enable bit							
		1 = PWRT disabled							
hit 2		0 = FWRT enabled							
		1 = WDT enabled							
		0 = WDT disabled							
bit 4, 1	I-0	FOSC2:FOSC0: Oscillator Selection bits							
		111 = EXTRC oscillator; CLKO function on RA6/OSC2/CLKO pin							
		110 = EXTRC oscillator; port I/O function on RA6/OSC2/CLKO pin							
		RA7/OSC1/CLKI pin							
		100 = INTRC oscillator; port I/O function on both RA6/OSC2/CLKO pin and RA7/OSC1/CLKI pin							
		011 = EXTCLK; port I/O function on RA6/OSC2/CLKO pin							
		0.1 = TS oscillator							
		000 = LP oscillator							
		Note 1: The erased (unprogrammed) value of the Configuration Word is 3FFFh.							

Legend:

R = Readable bitP = Programmable bitU = Unimplemented bit, read as '1'-n = Value when device is unprogrammedu = Unchanged from programmed state













© 2001-2013 Microchip Technology Inc.

COMF	Complement f				
Syntax:	[label] COMF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(f) \rightarrow (destination)				
Status Affected:	Z				
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.				

GOTO	Unconditional Branch				
Syntax:	[<i>label</i>] GOTO k				
Operands:	$0 \leq k \leq 2047$				
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>				
Status Affected:	None				
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.				

DECF	Decrement f	INCF	Increment f
Syntax:	[<i>label</i>] DECF f,d	Syntax:	[<i>label</i>] INCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[label] INCFSZ f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) $-1 \rightarrow$ (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TcY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

Param. No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions	
100*	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs		
			400 kHz mode	0.6	—	μs		
			SSP Module	1.5 TCY	—			
101*	TLOW	Clock Low Time	100 kHz mode	4.7	—	μs		
			400 kHz mode	1.3	_	μs		
			SSP Module	1.5 TCY	_			
102*	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF	
103*	TF	SDA and SCL Fall	100 kHz mode	—	300	ns		
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10-400 pF	
90*	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated	
			400 kHz mode	0.6	_	μs	Start condition	
91*	THD:STA	Start Condition Hold	100 kHz mode	4.0	—	μs	After this period, the first	
		Time	400 kHz mode	0.6	_	μS	clock pulse is generated	
106*	THD:DAT	Data Input Hold	100 kHz mode	0	_	ns		
		Time	400 kHz mode	0	0.9	μS		
107*	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	(Note 2)	
			400 kHz mode	100	—	ns		
92*	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μS		
			400 kHz mode	0.6	—	μs		
109*	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	(Note 1)	
			400 kHz mode	—	—	ns		
110*	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free	
			400 kHz mode	1.3		μs	before a new transmission can start	
	Св	Bus Capacitive Load	ling	_	400	pF		

TABLE 15-8: I²C™ BUS DATA REQUIREMENTS

* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode (400 kHz) I²CTM bus device can be used in a Standard mode (100 kHz) I²C bus system but the requirement, TSU:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.









18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	MILLIMETERS				
Dimension Lin	nits	MIN	NOM	MAX	
Number of Pins	N		18		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (Optional)	h	0.25 - 0.75			
Foot Length	L	0.40	-	1.27	
Footprint	L1	1.40 REF			
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5° – 15°			
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-051C Sheet 2 of 2

20-Lead Plastic Shrink Small Outline (SS) - 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

NOTES:

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820