



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f819t-e-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h <sup>(1)</sup>	INDF	Addressir	ng this locati	on uses conte	ents of FSR to	o address dat	ta memory (n	ot a physical	register)	0000 0000	23
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
82h <sup>(1)</sup>	PCL	Program	Counter's (F	PC) Least Sig	nificant Byte			•	•	0000 0000	23
83h <sup>(1)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
84h <sup>(1)</sup>	FSR	Indirect D	ata Memory	Address Poi	nter	•	•	•	•	xxxx xxxx	23
85h	TRISA	TRISA7	TRISA6	TRISA5 <sup>(3)</sup>	PORTA Data	a Direction Re	egister (TRIS	A<4:0>		1111 1111	39
86h	TRISB	PORTB D	B Data Direction Register 1111							1111 1111	43
87h	—	Unimplen	nplemented							—	—
88h	—	Unimplen	nimplemented							—	-
89h	—	Unimplen	Inimplemented							—	—
8Ah <sup>(1,2)</sup>	PCLATH	—	—	_	Write Buffer	for the upper	5 bits of the	PC		0 0000	23
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19
8Dh	PIE2		_	_	EEIE			_	_	0	21
8Eh	PCON	—	—	_	—	—	—	POR	BOR	dd	22
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	—	IOFS	_	_	-000 -0	38
90h <sup>(1)</sup>	OSCTUNE	—	—	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36
91h	—	Unimplen	nented							—	—
92h	PR2		eriod Regist							1111 1111	68
93h	SSPADD	Synchron	ous Serial P	ort (I <sup>2</sup> C™ mo	de) Address	Register	T	r	r	0000 0000	71, 76
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	72
95h	_	Unimplen	nented							_	
96h	_	Unimplen	nented							_	
97h		Unimplen	nented							_	—
98h	—	Unimplen	nented							—	—
99h	—	Unimplen	nented							—	—
9Ah	_	Unimplen	nented							—	—
9Bh	—	Unimplen	nented							—	—
9Ch	—	Unimplen	nented							—	—
9Dh	—	Unimplen	nented							—	—
9Eh	ADRESL	A/D Resu	It Register L	ow Byte		1	1	n	n	XXXX XXXX	81
9Fh	ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	82

#### TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.$ 

**Note 1:** These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

#### 2.2.2.2 OPTION\_REG Register


The OPTION\_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### **REGISTER 2-2: OPTION\_REG: OPTION REGISTER (ADDRESS 81h, 181h)**

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0				
	bit 7							bit (				
7	RBPU: PO	RTB Pull-up	Enable bit									
		B pull-ups are B pull-ups are		individual po	ort latch valu	ues						
t 6	INTEDG: I	nterrupt Edge	e Select bit									
		pt on rising e pt on falling e										
t 5	TOCS: TMI	R0 Clock Sou	irce Select bi	it								
		<ul> <li>1 = Transition on TOCKI pin</li> <li>0 = Internal instruction cycle clock (CLKO)</li> </ul>										
t 4	TOSE: TM	R0 Source Ec	lge Select bit	t								
		nent on high-t nent on low-to			•							
t 3	PSA: Prescaler Assignment bit											
		aler is assigne aler is assigne										
t 2-0	PS2:PS0: Prescaler Rate Select bits											
	Bit Value	TMR0 Rate 1 : 2	WDT Rate									
	001	1:4	1:2									
	010 011	1 : 8 1 : 16	1:4 1:8									
	100	1:32	1:16									
	101	1:64	1:32									
	110 111	1 : 128 1 : 256	1 : 64 1 : 128									
	Legend:											
	R = Reada	able bit	W = Wr	itable bit	U = Unimplemented bit, read as '0'							
	-n = Value at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown											

#### FIGURE 4-6: PIC16F818/819 CLOCK DIAGRAM




#### **REGISTER 4-2: OSCCON: OSCILLATOR CONTROL REGISTER (ADDRESS 8Fh)**

U-0	R/W-0	R/W-0	R/W-0	U-0	R-0	U-0	U-0
—	IRCF2	IRCF1	IRCF0	—	IOFS	_	_
bit 7							bit 0

#### bit 7 Unimplemented: Read as '0'

bit 6-4	IRCF2:IRCF0: Internal Oscillator Frequency Select bits
	111 = 8 MHz (8 MHz source drives clock directly)
	110 <b>= 4 MHz</b>
	101 = 2  MHz
	100 = 1 MHz
	011 = 500 kHz
	010 = 250 kHz
	001 = 125  kHz
	000 = 31.25 kHz (INTRC source drives clock directly)
bit 3	Unimplemented: Read as '0'
bit 2	IOFS: INTOSC Frequency Stable bit
	1 = Frequency is stable
	0 = Frequency is not stable
bit 1-0	Unimplemented: Read as '0'
	Legend:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown



#### 6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

#### 6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)										
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					·		bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
<ul> <li>1 = PORTB pull-ups are disabled</li> <li>0 = PORTB pull-ups are enabled by individual port latch values</li> </ul>										
1 = Interro	<ul> <li>1 = Interrupt on rising edge of RB0/INT pin</li> <li>0 = Interrupt on falling edge of RB0/INT pin</li> </ul>									
<b>TOCS</b> : TMR0 Clock Source Select bit										
1 = Transi	tion on TOCK	(I pin								
		•	(CLKO)							
T0SE: TMR0 Source Edge Select bit										
<ul> <li>1 = Increment on high-to-low transition on T0CKI pin</li> <li>0 = Increment on low-to-high transition on T0CKI pin</li> </ul>										
PSA: Pres	caler Assign	ment bit								
	•			e						
PS2:PS0: Prescaler Rate Select bits										
000	1:2	1:1								
001	1:4	1:2								
100	1:32	1:16								
101	1:64	1:32								
110 111	1 : 128 1 : 256									
<b>1</b>										
-	abla bit	10/ 1	Nritabla hit		lomontod b	it read as '	0'			
	•									
	alfur	1 = 0			Jieareu	x = Dit is u	IKHOWH			
Note:										
	Mid-Range MCU Family Reference Manual" (DS33023) must be executed when									
	changing th			t from Timer0	to the WDI	. This sequ	ience must			
	R/W-1         RBPU         bit 7         RBPU: PC         1 = PORT         0 = PORT         INTEDG: I         1 = Intern         0 = Intern         TOCS: TM         1 = Transi         0 = Intern         TOSE: TM         1 = Increm         0 = Intern         PSA: Presc         1 = Presca         0 = Presca         PS2:PS0:         Bit Value         000         011         100         111         Legend:         R = Reada         -n = Value	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up1 = PORTB pull-ups a0 = PORTB pull-ups a0 = PORTB pull-ups aINTEDG: Interrupt Edg1 = Interrupt on rising0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on TOCK0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = S2:PS0: Prescaler RaBit Value TMR0 Rate0001 : 20011 : 40101 : 321011 : 641101 : 1281111 : 256Legend:R = Readable bit-n = Value at PORNote: To avoid an <i>Mid-Range</i>	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RE0 = Interrupt on falling edge of RETOCS: TMR0 Clock Source Select1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Source Edge Select til1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high transPSA: Prescaler Assignment bit1 = Prescaler is assigned to the W0 = Prescaler is assigned to the TPS2:PS0: Prescaler Rate Select toBit Value TMR0 Rate WDT Rate0001:20101:81:40111:161:321:001:281:101:1281:261:1281:101:1281:111:2561:1281:1281:111:1281:1281:111:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:11 <tr< td=""><td>R/W-1R/W-1R/W-1R/W-1<math>\overline{\text{RBPU}}</math>INTEDGTOCSTOSEbit 7<b>RBPU:</b> PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:20111:40121:101:281:101:281:101:1281:101:1281:101:1281:101:1281:111:128<!--</td--><td>R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual port latch value         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:4         011       1:16         100       1:32         110       1:28         Legend:       W = Writable bit       U = Unimp         -n = Value at POR       <td< td=""><td>R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:2       1:1         010       1:8       1:4         101       1:64       1:32         110       1:128         Legend:       W = Writable bit       U = U</td><td>RW-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2       PS1         bit 7         RBPU: PORTB Pull-up Enable bit         1       PORTB pull-ups are disabled         0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1       Interrupt on rising edge of RB0/INT pin         0       Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1       Interrupt on TOCKI pin         0       Internent on NOCKI pin         0       Internent on on TOCKI pin         0       Increment on on W-to-high transition on TOCKI pin         0       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Rate Select bits         Bit Value       TMR0 Rate         000       1:2         011       1:4         1:2       1:1         010       1:8         1:2       1:1         010       1:28         <t< td=""></t<></td></td<></td></td></tr<>	R/W-1R/W-1R/W-1R/W-1 $\overline{\text{RBPU}}$ INTEDGTOCSTOSEbit 7 <b>RBPU:</b> PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:20111:40121:101:281:101:281:101:1281:101:1281:101:1281:101:1281:111:128 </td <td>R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual port latch value         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:4         011       1:16         100       1:32         110       1:28         Legend:       W = Writable bit       U = Unimp         -n = Value at POR       <td< td=""><td>R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:2       1:1         010       1:8       1:4         101       1:64       1:32         110       1:128         Legend:       W = Writable bit       U = U</td><td>RW-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2       PS1         bit 7         RBPU: PORTB Pull-up Enable bit         1       PORTB pull-ups are disabled         0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1       Interrupt on rising edge of RB0/INT pin         0       Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1       Interrupt on TOCKI pin         0       Internent on NOCKI pin         0       Internent on on TOCKI pin         0       Increment on on W-to-high transition on TOCKI pin         0       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Rate Select bits         Bit Value       TMR0 Rate         000       1:2         011       1:4         1:2       1:1         010       1:8         1:2       1:1         010       1:28         <t< td=""></t<></td></td<></td>	R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled         0 = PORTB pull-ups are enabled by individual port latch value         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         0 = Interrupt on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:4         011       1:16         100       1:32         110       1:28         Legend:       W = Writable bit       U = Unimp         -n = Value at POR <td< td=""><td>R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:2       1:1         010       1:8       1:4         101       1:64       1:32         110       1:128         Legend:       W = Writable bit       U = U</td><td>RW-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2       PS1         bit 7         RBPU: PORTB Pull-up Enable bit         1       PORTB pull-ups are disabled         0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1       Interrupt on rising edge of RB0/INT pin         0       Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1       Interrupt on TOCKI pin         0       Internent on NOCKI pin         0       Internent on on TOCKI pin         0       Increment on on W-to-high transition on TOCKI pin         0       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Rate Select bits         Bit Value       TMR0 Rate         000       1:2         011       1:4         1:2       1:1         010       1:8         1:2       1:1         010       1:28         <t< td=""></t<></td></td<>	R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2         bit 7         RBPU: PORTB Pull-up Enable bit         1 = PORTB pull-ups are disabled       0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1 = Interrupt on rising edge of RB0/INT pin         0 = Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1 = Transition on TOCKI pin         0 = Internal instruction cycle clock (CLKO)         TOSE: TMR0 Source Edge Select bit         1 = Increment on high-to-low transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Increment on low-to-high transition on TOCKI pin         0 = Prescaler is assigned to the WDT         0 = Prescaler is assigned to the Timer0 module         PS2:PS0: Prescaler Rate Select bits         Bit Value       TMR0 Rate         001       1:2       1:1         010       1:8       1:4         101       1:64       1:32         110       1:128         Legend:       W = Writable bit       U = U	RW-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1       R/W-1         RBPU       INTEDG       TOCS       TOSE       PSA       PS2       PS1         bit 7         RBPU: PORTB Pull-up Enable bit         1       PORTB pull-ups are disabled         0       PORTB pull-ups are enabled by individual port latch values         INTEDG: Interrupt Edge Select bit         1       Interrupt on rising edge of RB0/INT pin         0       Interrupt on falling edge of RB0/INT pin         TOCS: TMR0 Clock Source Select bit         1       Interrupt on TOCKI pin         0       Internent on NOCKI pin         0       Internent on on TOCKI pin         0       Increment on on W-to-high transition on TOCKI pin         0       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Assignment bit         1       Prescaler Rate Select bits         Bit Value       TMR0 Rate         000       1:2         011       1:4         1:2       1:1         010       1:8         1:2       1:1         010       1:28 <t< td=""></t<>			

#### **REGISTER 6-1: OPTION\_REG: OPTION REGISTER (ADDRESS 81h, 181h)**

NOTES:

REGISTER 8-1:	T2CON: TIM	ER2 CONTROL	REGISTER (	ADDRESS	12h)					
	U-0 R/	/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	— TOL	JTPS3 TOUTPS	2 TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0			
	bit 7						bit 0			
bit 7	Unimplement	ed: Read as '0'								
bit 6-3	TOUTPS3:TO	UTPS0: Timer2 O	utput Postscale	e Select bits						
	0000 = 1:1 Pos 0001 = 1:2 Pos 0010 = 1:3 Pos	stscale								
	•									
	•									
	1111 = 1:16 P	ostscale								
bit 2	TMR2ON: Tim	er2 On bit								
	1 = Timer2 is 0 = Timer2 is									
bit 1-0	T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits									
	00 = Prescaler 01 = Prescaler 1x = Prescaler	is 4								
	Legend:						]			
	R = Readable	bit W :	= Writable bit	U = Unim	plemented	bit. read as	'0'			

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,			e on other sets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	—	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	—	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
11h	TMR2	Timer2	Timer2 Module Register								0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2	Period Re	gister						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

### 9.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register that can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Table 9-1 shows the timer resources of the CCP module modes.

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. The special event trigger is generated by a compare match which will reset Timer1 and start an A/D conversion (if the A/D module is enabled). The CCP module's input/output pin (CCP1) can be configured as RB2 or RB3. This selection is set in bit 12 (CCPMX) of the Configuration Word register.

Additional information on the CCP module is available in the "PIC<sup>®</sup> Mid-Range MCU Family Reference Manual" (DS33023) and in Application Note AN594, "Using the CCP Module(s)" (DS00594).

#### TABLE 9-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

#### **REGISTER 9-1:** CCP1CON: CAPTURE/COMPARE/PWM CONTROL REGISTER 1 (ADDRESS 17h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0			
bit 7							bit 0			
Unimpleme										
CCP1X:CCI	P1Y: PWM	Least Signi	ficant bits							
<u>Capture mo</u> Unused.	<u>de:</u>									
<u>Compare mo</u> Unused.	ode:									
<u>PWM mode:</u> These bits a	-	LSbs of the	PWM duty	cycle. The e	eight MSbs a	re found in (	CCPRxL.			
CCP1M3:CO	CP1M0: CC	P1 Mode S	elect bits							
0000 <b>= Cap</b>	ture/Compa	are/PWM di	sabled (res	ets CCP1 m	odule)					
0100 = Cap	ture mode,	every fallin	g edge							
0101 <b>= Cap</b>										
0110 = Cap		•	•••							
0111 = Cap		•	• •	(CCP1IF bit	ic cot)					
		· ·		<b>`</b>	,					
1010 <b>= Com</b>	<ul> <li>1001 = Compare mode, clear output on match (CCP1IF bit is set)</li> <li>1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)</li> </ul>									
1011 <b>= Com</b>	npare mode			t (CCP1IF b conversion						
11xx = PWI					,		,			
Legend:										
<b>Legend:</b> R = Readab	le bit	W = V	Vritable bit	U = Uni	mplemented	l bit, read as	s 'O'			

NOTES:

The ADRESH:ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the A/D Result register pair, the GO/DONE bit (ADCON0<2>) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 11-1.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as inputs.


To determine sample time, see **Section 11.1** "**A/D Acquisition Requirements**". After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins/voltage reference and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Set GIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete by either:
  - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

**FIGURE 11-1:** 

#### A/D BLOCK DIAGRAM



© 2001-2013 Microchip Technology Inc.

#### 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k\Omega. As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PIC*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).


#### EQUATION 11-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF = 2  $\mu$ s + TC + [(Temperature - 25°C)(0.05  $\mu$ s/°C)] TC = CHOLD (RIC + Rss + Rs) In(1/2047) = -120 pF (1 k $\Omega$  + 7 k $\Omega$  + 10 k $\Omega$ ) In(0.0004885) = 16.47  $\mu$ s TACQ = 2  $\mu$ s + 16.47  $\mu$ s + [(50°C - 25°C)(0.05  $\mu$ s/°C) = 19.72  $\mu$ s

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

#### FIGURE 11-2: ANALOG INPUT MODEL



#### 12.9 Power Control/Status Register (PCON)

The Power Control/Status register, PCON, has two bits to indicate the type of Reset that last occurred.

Bit 0 is Brown-out Reset Status bit,  $\overline{\text{BOR}}$ . Bit  $\overline{\text{BOR}}$  is unknown on a Power-on Reset. It must then be set by the user and checked on subsequent Resets to see if

# bit BOR cleared, indicating a Brown-out Reset occurred. When the Brown-out Reset is disabled, the state of the BOR bit is unpredictable.

Bit 1 is Power-on Reset Status bit,  $\overline{\text{POR}}$ . It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

#### TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-u	p	Brown-out R	Wake-up	
Configuration	PWRTE = 0	PWRTE = 1	PWRTE = 0	PWRTE = 1	from Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • Tosc	1024 • Tosc	1024 • Tosc
EXTRC, EXTCLK, INTRC	Tpwrt	5-10 μs <sup>(1)</sup>	TPWRT	5-10 μs <sup>(1)</sup>	5-10 μs <b><sup>(1)</sup></b>

**Note 1:** CPU start-up is always invoked on POR, BOR and wake-up from Sleep.

#### TABLE 12-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	то	PD			
0	x	1	1	Power-on Reset		
0	х	0	х	Illegal, TO is set on POR		
0	х	x	0	Illegal, PD is set on POR		
1	0	1	1	Brown-out Reset		
1	1	0	1	WDT Reset		
1	1	0	0	WDT wake-up		
1	1	u	u	MCLR Reset during normal operation		
1	1	1	0	MCLR Reset during Sleep or interrupt wake-up from Sleep		


**Legend:** u = unchanged, x = unknown


#### TABLE 12-3: RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	0x
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during Sleep	000h	0001 Ouuu	uu
WDT Reset	000h	0000 luuu	uu
WDT wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uu


**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0'


**Note 1:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).














© 2001-2013 Microchip Technology Inc.

### 13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM<sup>TM</sup> assembler. A complete description of each instruction is also available in the "*PIC*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods. For an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F818/819 products, do not
	use the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


#### 13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

### TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description				
f	Register file address (0x00 to 0x7F)				
W	Working register (accumulator)				
b	Bit address within an 8-bit file register				
k	Literal field, constant data or label				
x	Don't care location (= $0$ or 1). The assembler will generate code with x = $0$ . It is the recommended form of use for compatibility with all Microchip software tools.				
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is d = 1.				
PC	Program Counter				
ТО	Time-out bit				
PD	Power-Down bit				

### FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



IORLW	Inclusive OR Literal with W			
Syntax:	[ <i>label</i> ] IORLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	(W) .OR. $k \rightarrow$ (W)			
Status Affected:	Z			
Description:	The contents of the W register are ORed with the eight-bit literal 'k'. The result is placed in the W register.			

MOVLW	Move Literal to W				
Syntax:	[ <i>label</i> ] MOVLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k \rightarrow (W)$				
Status Affected:	None				
Description:	The eight-bit literal 'k' is loaded into W register. The don't cares will assemble as '0's.				

IORWF	Inclusive OR W with f				
Syntax:	[ <i>label</i> ] IORWF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$				
Operation:	(W) .OR. (f) $\rightarrow$ (destination)				
Status Affected:	Z				
Description:	Inclusive OR the W register with register 'f'. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.				

MOVWF	Move W to f			
Syntax:	[ <i>label</i> ] MOVWF f			
Operands:	$0 \leq f \leq 127$			
Operation:	$(W) \rightarrow (f)$			
Status Affected:	None			
Description:	Move data from W register to register 'f'.			

MOVF	Move f
Syntax:	[label] MOVF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	The contents of register 'f' are moved to a destination dependant upon the status of 'd'. If 'd' = 0, the destination is W register. If 'd' = 1, the destination is file regis- ter 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.

#### 14.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 14.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 14.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### TABLE 15-9:A/D CONVERTER CHARACTERISTICS: PIC16F818/819 (INDUSTRIAL, EXTENDED)PIC16LF818/819 (INDUSTRIAL)


Param No.	Sym	Charac	teristic	Min	Тур†	Max	Units	Conditions
A01	Nr	Resolution		_	—	10-bits	bit	$\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$
A03	Eı∟	Integral Linearity Error		_	—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A04	Edl	Differential Linearity Error			—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A06	EOFF	Offset Error		—	—	<±2	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A07	Egn	Gain Error		_	—	<±1	LSb	$\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$
A10	_	Monotonicity		_	guaranteed <sup>(3)</sup>	—	—	$VSS \leq VAIN \leq VREF$
A20	Vref	Reference Voltage (VREF+ - VREF-)		2.0	—	VDD + 0.3	V	
A21	Vref+	Reference Voltage High		AVdd - 2.5V		AVDD + 0.3V	V	
A22	Vref-	Reference Voltage Low		AVss-0.3V		VREF+ - 2.0V	V	
A25	VAIN	Analog Input Volta	age	Vss - 0.3V	—	VREF + 0.3V	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source		_	—	2.5	kΩ	(Note 4)
A40	IAD	A/D Conversion	PIC16 <b>F</b> 818/819	_	220	—	μΑ	Average current
		Current (VDD)	PIC16 <b>LF</b> 818/819		90	—	μA	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Current (Note 2)		_		5	μΑ	During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1 "A/D Acquisition Requirements".
						150	μΑ	During A/D conversion cycle

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
  - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
  - 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition time.

### 18-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	INCHES		
	Dimension Limits		NOM	MAX
Number of Pins	N	18		
Pitch	e	.100 BSC		
Top to Seating Plane	А	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.880	.900	.920
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.014
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-007B

### 28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A