

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I²C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f819t-i-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

Pin Name	PDIP/ SOIC Pin#	SSOP Pin#	QFN Pin#	I/O/P Type	Buffer Type	Description
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up or all inputs.
RB0/INT RB0 INT	6	7	7	I/O I	TTL ST ⁽¹⁾	Bidirectional I/O pin. External interrupt pin.
RB1/SDI/SDA RB1 SDI SDA	7	8	8	I/O I I/O	TTL ST ST	Bidirectional I/O pin. SPI data in. I ² C™ data.
RB2/SDO/CCP1 RB2 SDO CCP1	8	9	9	I/O O I/O	TTL ST ST	Bidirectional I/O pin. SPI data out. Capture input, Compare output, PWM output.
RB3/CCP1/PGM RB3 CCP1 PGM	9	10	10	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Capture input, Compare output, PWM output. Low-Voltage ICSP™ Programming enable pir
RB4/SCK/SCL RB4 SCK SCL	10	11	12	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI Synchronous serial clock input for I ² C.
RB5/SS RB5 SS	11	12	13	I/O I	TTL TTL	Bidirectional I/O pin. Interrupt-on-change pin. Slave select for SPI in Slave mode.
RB6/T1OSO/T1CKI/PGC RB6 T1OSO T1CKI PGC	12	13	15	I/O O I I	TTL ST ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 Oscillator output. Timer1 clock input. In-circuit debugger and ICSP programming clock pin.
RB7/T1OSI/PGD RB7 T1OSI PGD	13	14	16	I/O I I	TTL ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 oscillator input. In-circuit debugger and ICSP programming data pin.
Vss	5	5, 6	3, 5	Р	_	Ground reference for logic and I/O pins.
Vdd	14	15, 16	17, 19	Р	-	Positive supply for logic and I/O pins.

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 2											
100h ⁽¹⁾	INDF	Addressin	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	t a physical re	egister)	0000 0000	23
101h	TMR0	Timer0 M	lodule Regist	ter						xxxx xxxx	53
102h ⁽¹	PCL	Program	Counter's (P	C) Least Sigr	ificant Byte					0000 0000	23
103h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
104h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poir	nter					xxxx xxxx	23
105h	—	Unimpler	nented							_	—
106h	PORTB	PORTB [Data Latch w	hen written; P	ORTB pins w	hen read				XXXX XXXX	43
107h	—	Unimplen	nented							—	_
108h	—	Unimplen	nented							—	—
109h	—	Unimplen	nented							—	—
10Ah ^(1,2)	PCLATH	_	—	_	Write Buffer	for the upper	5 bits of the F	Program Cou	nter	0 0000	23
10Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
10Ch	EEDATA	EEPROM	I/Flash Data	Register Low	Byte					xxxx xxxx	25
10Dh	EEADR	EEPROM	1/Flash Addre	ess Register L	ow Byte					xxxx xxxx	25
10Eh	EEDATH	_	—	EEPROM/Fla	ash Data Reg	ister High Byt	е			xx xxxx	25
10Fh	EEADRH	—	—	—	—	—	EEPROM/F High Byte	lash Address	Register	xxx	25
Bank 3											
180h ⁽¹⁾	INDF	Addressin	ng this locatio	on uses conte	ents of FSR to	address data	memory (not	t a physical re	egister)	0000 0000	23
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	17, 54
182h ⁽¹⁾	PCL	Program	Counter's (P	C) Least Sigr	ificant Byte					0000 0000	23
183h ⁽¹⁾	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
184h ⁽¹⁾	FSR	Indirect D	ata Memory	Address Poir	nter					xxxx xxxx	23
185h	—	Unimplen	nented							—	_
186h	TRISB	PORTB [Data Direction	n Register						1111 1111	43
187h	_	Unimplen	nented							_	—
188h	_	Unimplen	nented								—
189h	_	Unimplen	Jnimplemented								—
18Ah ^(1,2)	PCLATH		_	_	Write Buffer	for the upper	5 bits of the F	Program Cou	nter	0 0000	23
18Bh ⁽¹⁾	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
18Ch	EECON1	EEPGD	_	_	FREE	WRERR	WREN	WR	RD	xx x000	26
	1										25
18Dh	EECON2	LEFRON									
18Dh 18Eh	EECON2				p, e.e	,				0000 0000	—

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved.

Shaded locations are unimplemented, read as '0'. Note 1: These registers can be addressed from any bank.

2: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

3: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

2.2.2.4 PIE1 Register

This register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

-n = Value at POR

REGISTER 2-4: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1 (ADDRESS 8Ch)

EN 2-4 .	FIEL PERIFIERAL INTERROFT ENABLE REGISTER T (ADDRESS OCI)										
	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0			
		ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE			
	bit 7							bit 0			
bit 7	Unimplemer	nted: Read	d as '0'								
bit 6	ADIE: A/D C	onverter Ir	nterrupt Enab	ole bit							
	1 = Enables 0 = Disables										
bit 5-4	Unimplemer	nted: Read	d as '0'								
bit 3	SSPIE: Sync	hronous S	erial Port Int	errupt Enable	e bit						
	1 = Enables	the SSP in	nterrupt								
	0 = Disables the SSP interrupt										
bit 2	CCP1IE: CC	P1 Interru	ot Enable bit								
	1 = Enables the CCP1 interrupt										
	0 = Disables the CCP1 interrupt										
bit 1	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit										
	1 = Enables the TMR2 to PR2 match interrupt										
h :+ 0	0 = Disables the TMR2 to PR2 match interrupt										
bit 0	TMR1IE: TMR1 Overflow Interrupt Enable bit										
	 Enables the TMR1 overflow interrupt Disables the TMR1 overflow interrupt 										
	Legend:										
	R = Readab	ole bit	W = W	Vritable bit	U = Unin	nplemented	bit, read as	ʻ0'			

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

2.2.2.6 **PIE2** Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2 (ADDRESS 8Dh)

						•					
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0			
	—	—	—	EEIE	—	—	—				
	bit 7							bit 0			
bit 7-5	Unimpleme	Unimplemented: Read as '0'									
bit 4	EEIE: EEPF	ROM Write	Operation Ir	terrupt Enal	ole bit						
	1 = Enable	EE write int	terrupt								
	0 = Disable	EE write in	terrupt								
bit 3-0	Unimpleme	ented: Rea	d as '0'								
	Legend:										
	R = Readab	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as '0	,			

2.2.2.7 **PIR2** Register

The PIR2 register contains the flag bit for the EEPROM write operation interrupt.

-n = Value at POR

Note:	Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropri- ate interrupt flag bits are clear prior to enabling an interrupt.
-------	---

x = Bit is unknown

'0' = Bit is cleared

REGISTER 2-7: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2 (ADDRESS 0Dh)

'1' = Bit is set

$\Box X Z^{-1}$.				INLGUL		ILCIOI LIV		.55 0011)
	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0	U-0
		—	—	EEIF	_	_	_	
	bit 7							bit 0
bit 7-5	Unimplem	ented: Rea	d as '0'					
bit 4	EEIF: EEP	ROM Write	Operation Ir	nterrupt Enal	ole bit			
		e EE write int e EE write in						
bit 3-0	Unimplem	ented: Rea	d as '0'					
	Legend:							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

OPTION_	REG: OPTI	ON REGI	STER (AD	DRESS 81h,	181h)					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					·		bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
	= PORTB pull-ups are disabled									
1 = Interro	upt on rising	edge of RB	0/INT pin							
		•								
1 = Transi	tion on TOCK	(I pin								
		•	(CLKO)							
TOSE: TM	R0 Source E	dge Select	bit							
	•			•						
PSA: Pres	caler Assign	ment bit								
	•			e						
000	1:2	1:1								
001	1:4	1:2								
100	1:32	1:16								
101	1:64	1:32								
110 111	1 : 128 1 : 256									
1										
-	abla bit	10/ 1	Nritabla hit		lomontod b	it read as '	0'			
				•						
	alfur	1 = 0			Jieareu	x = Dit is u	IKHOWH			
Note:										
	Mid-Range MCU Family Reference Manual" (DS33023) must be executed when									
	changing th			t from Timer0	to the WDI	. This sequ	ience must			
	R/W-1 RBPU bit 7 RBPU: PC 1 = PORT 0 = PORT INTEDG: I 1 = Intern 0 = Intern TOCS: TM 1 = Transi 0 = Intern TOSE: TM 1 = Increm 0 = Intern PSA: Presc 1 = Presca 0 = Presca PS2:PS0: Bit Value 000 011 100 111 Legend: R = Reada -n = Value	R/W-1R/W-1RBPUINTEDGbit 7RBPU: PORTB Pull-up1 = PORTB pull-ups a0 = PORTB pull-ups a0 = PORTB pull-ups aINTEDG: Interrupt Edg1 = Interrupt on rising0 = Interrupt on fallingTOCS: TMR0 Clock So1 = Transition on TOCK0 = Internal instructionTOSE: TMR0 Source E1 = Increment on high-0 = Increment on low-toPSA: Prescaler Assign1 = Prescaler is assign0 = Prescaler is assign0 = Prescaler is assign0 = S2:PS0: Prescaler RaBit Value TMR0 Rate0001 : 20011 : 40101 : 80111 : 161001 : 321011 : 641101 : 1281111 : 256Legend:R = Readable bit-n = Value at PORNote: To avoid an Mid-Range	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RE0 = Interrupt on falling edge of RETOCS: TMR0 Clock Source Select1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Source Edge Select til1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high transPSA: Prescaler Assignment bit1 = Prescaler is assigned to the W0 = Prescaler is assigned to the TPS2:PS0: Prescaler Rate Select toBit Value TMR0 Rate WDT Rate0001:20101:81:40111:161:321:001:281:101:1281:261:1281:101:1281:111:2561:1281:1281:111:1281:1281:111:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:1281:111:1281:1281:1281:1281:1281:11 <tr< td=""><td>R/W-1R/W-1R/W-1R/W-1$\overline{\text{RBPU}}$INTEDGTOCSTOSEbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 128Note:To avoid an unintended device Rest Mid-Range MCU Family Reference</td><td>R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value0001 : 2011 : 4011 : 81001 : 321101 : 1281111 : 1281111 : 1281111 : 1281121131141151151161111 : 1281111 : 1281121131141151151161111 : 1281111 : 128112113114115115116117<td>RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit 1 Interrupt on TOCKI pin 0 Internent on tock orycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 1:1 010 1:8 1:4 101 1:64 1:32</td></td></td<></td></tr<>	R/W-1R/W-1R/W-1R/W-1 $\overline{\text{RBPU}}$ INTEDGTOCSTOSEbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individualINTEDG:Interrupt Edge Select bit1 = Interrupt on rising edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pin0 = Interrupt on falling edge of RBO/INT pinTOCS:TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE:TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOC0 = Increment on low-to-high transition on TOC0 = Increment on low-to-high transition on TOC0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulPS2:PS0:Prescaler Rate Select bitsBit ValueTMR0 Rate0001 : 20111 : 641 : 321101 : 1281111 : 2561 : 1281111 : 2561 : 128Note:To avoid an unintended device Rest Mid-Range MCU Family Reference	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual port latch value INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate 001 1:4 011 1:16 100 1:32 110 1:28 Legend: W = Writable bit U = Unimp -n = Value at POR <td< td=""><td>RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value0001 : 2011 : 4011 : 81001 : 321101 : 1281111 : 1281111 : 1281111 : 1281121131141151151161111 : 1281111 : 1281121131141151151161111 : 1281111 : 128112113114115115116117<td>RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit 1 Interrupt on TOCKI pin 0 Internent on tock orycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 1:1 010 1:8 1:4 101 1:64 1:32</td></td></td<>	RBPUINTEDGTOCSTOSEPSAPS2bit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valuesINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pinTOCS: TMR0 Clock Source Select bit1 = Transition on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit Value0001 : 2011 : 4011 : 81001 : 321101 : 1281111 : 1281111 : 1281111 : 1281121131141151151161111 : 1281111 : 1281121131141151151161111 : 1281111 : 128112113114115115116117 <td>RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit 1 Interrupt on TOCKI pin 0 Internent on tock orycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 1:1 010 1:8 1:4 101 1:64 1:32</td>	RW-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 PS1 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin TOCS: TMR0 Clock Source Select bit 1 Interrupt on TOCKI pin 0 Internent on tock orycle clock (CLKO) TOSE: TMR0 Source Edge Select bit 1 Increment on high-to-low transition on TOCKI pin 0 Increment on low-to-high transition on TOCKI pin 0 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Assignment bit 1 Prescaler Rate Select bits Bit Value TMR0 Rate 000 1:2 1:1 010 1:8 1:4 101 1:64 1:32			

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is FOSC/4. The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set, or on pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If $\overline{\text{T1SYNC}}$ is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.





FIGURE 7-1: TIMER1 INCREMENTING EDGE





NOTES:

11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for 18/20 pin devices.

The conversion of an analog input signal results in a corresponding 10-bit digital number. The A/D module has a high and low-voltage reference input that is software selectable to some combination of VDD, VSS, RA2 or RA3.

The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 11-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be a voltage reference) or as digital I/Os.

Additional information on using the A/D module can be found in the *"PIC[®] Mid-Range MCU Family Reference Manual"* (DS33023).

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
	bit 7							bit 0
bit 7-6	ADCS1:AD	DCS0: A/D C	onversion C	lock Select b	oits			
	If ADCS2 =							
	00 = Fosc 01 = Fosc							
	10 = FOSC	-						
		clock derived	from the in	ternal A/D m	odule RC o	scillator)		
	If ADCS2 =	<u>= 1:</u>						
	00 = FOSC	-						
	01 = FOSC 10 = FOSC	-						
		clock derived	from the in	ternal A/D m	odule RC o	scillator)		
bit 5-3	•	50: Analog C						
		nnel 0 (RA0/		01 0110				
		nnel 1 (RA1/	,					
		nnel 2 (RA2/	,					
		nnel 3 (RA3/ nnel 4 (RA4/						
bit 2		: A/D Conve	•	hit				
	If ADON =		SION Status	DIL				
			progress (se	tting this bit	starts the A	D conversion)		
						cleared by ha	rdware wh	en the
	A/D co	onversion is o	complete)					
bit 1	Unimplem	ented: Read	l as '0'					
bit 0	ADON: A/I							
		onverter mod						
	0 = A/D cc	onverter mod	ule is snut-o	m and consu	mes no ope	erating current		
	Legend:							
	R = Reada	able bit	W = W	/ritable bit	U = Unir	nplemented bit	, read as '()'

'1' = Bit is set

'0' = Bit is cleared

REGISTER 11-1: ADCON0: A/D CONTROL REGISTER 0 (ADDRESS 1Fh)

-n = Value at POR

x = Bit is unknown

11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-2. The maximum recommended impedance for analog sources is 2.5 k\Omega. As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).


EQUATION 11-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC + TCOFF = 2 μ s + TC + [(Temperature - 25°C)(0.05 μ s/°C)] TC = CHOLD (RIC + Rss + Rs) In(1/2047) = -120 pF (1 k Ω + 7 k Ω + 10 k Ω) In(0.0004885) = 16.47 μ s TACQ = 2 μ s + 16.47 μ s + [(50°C - 25°C)(0.05 μ s/°C) = 19.72 μ s

Note 1: The reference voltage (VREF) has no effect on the equation since it cancels itself out.

- **2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 kΩ. This is required to meet the pin leakage specification.
- **4:** After a conversion has completed, a 2.0 TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL



11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 9.0 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time as small as possible, but no less than 1.6 μ s and not greater than 6.4 μ s.

Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

11.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current out of the device specification.

TABLE 11-1: TAD VS. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))

	AD Clock Source (TAD)						
Operation	ADCS<2>	Maximum Device Frequency					
2 Tosc	0	0.0	1.25 MHz				
4 Tosc	1	00	2.5 MHz				
8 Tosc	0	01	5 MHz				
16 Tosc	1	01	10 MHz				
32 Tosc	0	10	20 MHz				
64 Tosc	1	10	20 MHz				
RC ^(1,2,3)	Х	11	(Note 1)				

Note 1: The RC source has a typical TAD time of 4 μ s but can vary between 2-6 μ s.

2: When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

3: For extended voltage devices (LF), please refer to Section 15.0 "Electrical Characteristics".

FIGURE 12-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

OSC1 / CLKO ⁽⁴⁾ //	3 Q4 ; Q1 Q2 Q3 Q4 ; Q1 /////////			. Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4 	Q1 Q2 Q3 Q4;
INT pin	<u> </u>		I	1	1	
INTF Flag (INTCON<1>)		\ <u>+</u>		Interrupt Latency (Note 2)		
GIE bit (INTCON<7>)	i i i i i i i i i i i i i i i i i i i	cessor in Sleep			, , , , ,	I
INSTRUCTION FLOW		1	l I	I I	1	1
PC Y PC	X PC + 1 X	PC + 2	X PC + 2	X PC + 2	0004h	X 0005h
Fetched Inst(PC) = S	Sleep Inst(PC + 1)		Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction Executed { Inst(PC -	- 1) Sleep		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)
Note 1 XT HS or IP	Oscillator mode assumed					

2: TOST = 1024 TOSC (drawing not to scale). This delay will not be there for RC Oscillator mode.

GIE = 1 assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line. 3:

4: CLKO is not available in these oscillator modes but shown here for timing reference.

12.14 In-Circuit Debugger

When the DEBUG bit in the Configuration Word is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® ICD. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-6 shows which features are consumed by the background debugger.

TABLE 12-6: DEB	JGGER RESOURCES
-----------------	-----------------

I/O pins	RB6, RB7		
Stack	1 level		
Program Memory	Address 0000h must be NOP		
	Last 100h words		
Data Memory	0x070 (0x0F0, 0x170, 0x1F0) 0x1EB-0x1EF		

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the in-circuit debugger module available from Microchip or one of the third party development tool companies.

12.15 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

12.16 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the four Least Significant bits of the ID location are used.

13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[<i>label</i>] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

ANDWF	AND W with f
Syntax:	[label] ANDWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(W) .AND. (f) \rightarrow (destination)
Status Affected:	Z
Description:	AND the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

ADDWF	Add W and f
Syntax:	[label] ADDWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(W) + (f) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Add the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

BCF	Bit Clear f
Syntax:	[label] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ANDLW	AND Literal with W
Syntax:	[<i>label</i>] ANDLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .AND. (k) \rightarrow (W)
Status Affected:	Z
Description:	The contents of W register are ANDed with the eight-bit literal 'k'. The result is placed in the W register.

BSF	Bit Set f
Syntax:	[<i>label</i>] BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

COMF	Complement f	
Syntax:	[label] COMF f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	(f) \rightarrow (destination)	
Status Affected:	Z	
Description:	The contents of register 'f' are complemented. If 'd' = 0, the result is stored in W. If 'd' = 1, the result is stored back in register 'f'.	

GOTO	Unconditional Branch
Syntax:	[<i>label</i>] GOTO k
Operands:	$0 \le k \le 2047$
Operation:	$k \rightarrow PC<10:0>$ PCLATH<4:3> \rightarrow PC<12:11>
Status Affected:	None
Description:	GOTO is an unconditional branch. The eleven-bit immediate value is loaded into PC bits<10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.

DECF	Decrement f	INCF	Increment f
Syntax:	[<i>label</i>] DECF f,d	Syntax:	[label] INCF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination)	Operation:	(f) + 1 \rightarrow (destination)
Status Affected:	Z	Status Affected:	Z
Description:	Decrement register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

DECFSZ	Decrement f, Skip if 0	INCFSZ	Increment f, Skip if 0
Syntax:	[label] DECFSZ f,d	Syntax:	[<i>label</i>] INCFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow (destination); skip if result = 0	Operation:	(f) + 1 \rightarrow (destination), skip if result = 0
Status Affected:	None	Status Affected:	None
Description:	The contents of register 'f' are decremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2 TCY instruction.	Description:	The contents of register 'f' are incremented. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2 TCY instruction.

14.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit[™] 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit[™] 2 enables in-circuit debugging on most PIC[®] microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

14.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

14.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF818/819 (Industrial)			rd Oper	•		s otherwise stated ≤ +85°C for indus			
PIC16F818/819 (Industrial, Extended)		$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	72	95	μΑ	-40°C				
		76	90	μA	+25°C	VDD = 2.0V			
		76	90	μΑ	+85°C				
	PIC16LF818/819	138	175	μΑ	-40°C				
		136	170	μΑ	+25°C	VDD = 3.0V	Fosc = 1 MHz		
		136	170	μΑ	+85°C	Vdd = 5.0V	(RC Oscillator) ⁽³⁾		
	All devices	310	380	μΑ	-40°C				
		290	360	μΑ	+25°C				
		280	360	μΑ	+85°C				
	Extended devices	350	500	μΑ	+125°C				
	PIC16LF818/819	270	315	μA	-40°C				
		280	310	μA	+25°C	VDD = 2.0V			
		285	310	μΑ	+85°C				
	PIC16LF818/819	460	610	μΑ	-40°C				
		450	600	μΑ	+25°C	VDD = 3.0V	FOSC = 4 MHz		
		450	600	μΑ	+85°C	- Vdd = 5.0V	(RC Oscillator) ⁽³⁾		
	All devices	900	1060	μΑ	-40°C				
		890	1050	μΑ	+25°C				
		890	1050	μΑ	+85°C				
	Extended devices	.920	1.5	mA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSs and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;


- MCLR = VDD; WDT enabled/disabled as specified.
- **3:** For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

15.5 Timing Parameter Symbology

The timing parameter symbols have been created using one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:	·	
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st ((I ² C specifications only)	·	
CC	· · · · · · · · · · · · · · · · · · ·		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

FIGURE 15-3: LOAD CONDITIONS



Param No.	Symbol	Characteristic	Min	Тур†	Max	Units	Conditions	
70*	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK \downarrow or SCK \uparrow Input		Тсү	-	-	ns	
71*	TscH	SCK Input High Time (Slave mode)		Tcy + 20	-	—	ns	
72*	TscL	SCK Input Low Time (Slave mode)		Tcy + 20	-	-	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK Edge		100	_	_	ns	
74*	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCK Edge		100	—	—	ns	
75*	TDOR	SDO Data Output Rise Time	PIC16 F 818/819 PIC16 LF 818/819		10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time	_	10	25	ns		
77*	TssH2doZ	SS ↑ to SDO Output High-Impedan	се	10	_	50	ns	
78*	TscR	SCK Output Rise Time (Master mode)	PIC16 F 818/819 PIC16 LF 818/819	_	10 25	25 50	ns ns	
79*	TscF	SCK Output Fall Time (Master mod	e)	—	10	25	ns	
80*	TscH2doV, TscL2doV	SDO Data Output Valid after SCK Edge	PIC16 F 818/819 PIC16 LF 818/819	_	_	50 145	ns ns	
81*	TDOV2scH, TDOV2scL	SDO Data Output Setup to SCK Edge		Тсү	—	—	ns	
82*	TssL2doV	SDO Data Output Valid after $\overline{SS} \downarrow Edge$		—	—	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	—	—	ns	

TABLE 15-6: SPI MODE REQUIREMENTS

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.






FIGURE 15-14: I²C[™] BUS START/STOP BITS TIMING







Writing to Flash Program Memory	31
Code Protection	. 89, 100
Computed GOTO	23
Configuration Bits	
Crystal Oscillator and Ceramic Resonators	
Customer Change Notification Service	173
Customer Notification Service	173
Customer Support	173

D

Data EEPROM Memory	25
Associated Registers	
EEADR Register	
EEADRH Register	
EECON1 Register	
EECON2 Register	
EEDATA Register	
EEDATH Register	
Operation During Code-Protect	
Protection Against Spurious Writes	
Reading	
Write Interrupt Enable Flag (EEIF Bit)	
Writing	
Data Memory	
Special Function Registers	13
DC and AC Characteristics	
Graphs and Tables	
DC Characteristics	
Internal RC Accuracy	125
PIC16F818/819, PIC16LF818/819	126
Power-Down and Supply Current	
Supply Voltage	
Development Support	
Device Differences	165
Device Overview	
Direct Addressing	24

Е

EEADR Register25
EEADRH Register25
EECON1 Register25
EECON2 Register
EEDATA Register25
EEDATH Register25
Electrical Characteristics115
Endurance1
Errata3
External Clock Input34
External Interrupt Input (RB0/INT). See Interrupt Sources.

F

Elect. Decement Management	~~
Flash Program Memory	.25
Associated Registers	. 32
EEADR Register	.25
EEADRH Register	.25
EECON1 Register	.25
EECON2 Register	.25
EEDATA Register	.25
EEDATH Register	.25
Erasing	.28
Reading	.28
Writing	.30
FSR Register13, 14, 15,	23
G	
General Purpose Register File	.10

I

/O Ports	\$
² C	
Associated Registers79)
Master Mode Operation79)
Mode	
Mode Selection	
Multi-Master Mode Operation	
Slave Mode	
Addressing	
Reception	
SCL, SDA Pins	
Transmission	
D Locations	
n-Circuit Debugger	
n-Circuit Serial Programming	
n-Circuit Serial Programming (ICSP)	
NDF Register	
Indirect Addressing23, 24	
Instruction Format	
Instruction Format	
Descriptions	
Read-Modify-Write Operations	
Summary Table	
-	
ADDLW	
ADDWF	
ANDLW 105	
ANDWF 105	
BCF	
BSF 105	
BTFSC 106	
BTFSS 106	
CALL 106	
CLRF 106	
CLRW 106	
CLRWDT 106	
COMF 107	
DECF 107	,
DECFSZ 107	
GOTO 107	
INCF 107	,
INCFSZ 107	
IORLW 108	
IORWF 108	3
MOVF	3
MOVLW 108	3
MOVWF 108	3
NOP	3
RETFIE 109)
RETLW)
RETURN 109)
RLF)
RRF)
SLEEP 109)
SUBLW)
SUBWF 110)
SWAPF)
XORLW 110)
XORWF	
NT Interrupt (RB0/INT). See Interrupt Sources.	
NTCON Register	5
GIE Bit	
INTE Bit	
INTE Bit	
RBIF Bit	
	`