



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I²C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf818-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table of Contents

1.0	Device Overview	5
2.0	Memory Organization	9
3.0	Data EEPROM and Flash Program Memory	. 25
4.0	Oscillator Configurations	. 33
5.0	I/O Ports	39
6.0	Timer0 Module	. 53
7.0	Timer1 Module	. 57
8.0	Timer2 Module	. 63
9.0	Capture/Compare/PWM (CCP) Module	. 65
10.0	Synchronous Serial Port (SSP) Module	. 71
11.0	Analog-to-Digital Converter (A/D) Module	. 81
12.0	Special Features of the CPU	. 89
13.0	Instruction Set Summary	103
14.0	Development Support	111
15.0	Electrical Characteristics	115
16.0	DC and AC Characteristics Graphs and Tables	141
17.0	Packaging Information	155
Appe	ndix A: Revision History	165
Appe	ndix B: Device Differences	165
INDE	X	167
The I	/icrochip Web Site	173
Custo	mer Change Notification Service	173
Custo	mer Support	173
Read	er Response	174
PIC1	6F818/819 Product Identification System	175

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Pin Name	PDIP/	SSOP	QFN	I/O/P	Buffer	Description			
	Pin#	Pin#	Pin#	Туре	Туре	Description			
						PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.			
RB0/INT RB0 INT	6	7	7	I/O I	TTL ST ⁽¹⁾	Bidirectional I/O pin. External interrupt pin.			
RB1/SDI/SDA RB1 SDI SDA	7	8	8	I/O I I/O	TTL ST ST	Bidirectional I/O pin. SPI data in. I ² C™ data.			
RB2/SDO/CCP1 RB2 SDO CCP1	8	9	9	I/O O I/O	TTL ST ST	Bidirectional I/O pin. SPI data out. Capture input, Compare output, PWM output.			
RB3/CCP1/PGM RB3 CCP1 PGM	9	10	10	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Capture input, Compare output, PWM output. Low-Voltage ICSP™ Programming enable pin.			
RB4/SCK/SCL RB4 SCK SCL	10	11	12	I/O I/O I	TTL ST ST	Bidirectional I/O pin. Interrupt-on-change pin. Synchronous serial clock input/output for SPI. Synchronous serial clock input for I ² C.			
RB5/SS RB5 SS	11	12	13	I/O I	TTL TTL	Bidirectional I/O pin. Interrupt-on-change pin. Slave select for SPI in Slave mode.			
RB6/T1OSO/T1CKI/PGC RB6 T1OSO T1CKI PGC	12	13	15	I/O O I I	TTL ST ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 Oscillator output. Timer1 clock input. In-circuit debugger and ICSP programming clock pin.			
RB7/T1OSI/PGD RB7 T1OSI PGD	13	14	16	I/O I I	TTL ST ST ⁽²⁾	Interrupt-on-change pin. Timer1 oscillator input. In-circuit debugger and ICSP programming data pin.			
Vss	5	5, 6	3, 5	Р	-	Ground reference for logic and I/O pins.			
VDD	14	15, 16	17, 19	Р	_	Positive supply for logic and I/O pins.			
Legend: I = Input O = Output I/O = Input/Output P = Power - = Not used TTL = TTL Input ST = Schmitt Trigger Input									

TABLE 1-2: PIC16F818/819 PINOUT DESCRIPTIONS (CONTINUED)

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.

2.2.2.2 OPTION_REG Register

The OPTION_REG register is a readable and writable register that contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the external INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

REGISTER 2-2: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
	RBPU	INTEDG	T0CS	TOSE	PSA	PS2	PS1	PS0					
	bit 7	·		·				bit 0					
bit 7	RBPU : PO 1 = PORT 0 = PORT	RTB Pull-up I B pull-ups are B pull-ups are	Enable bit e disabled e enabled by	individual po	ort latch valu	ies							
bit 6	INTEDG: I 1 = Interru 0 = Interru	INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin											
bit 5	TOCS: TM 1 = Transi 0 = Interna	TOCS: TMR0 Clock Source Select bit 1 = Transition on T0CKI pin 0 = Internal instruction cycle clock (CLKO)											
bit 4	T0SE: TMI 1 = Increm 0 = Increm	TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-bigh transition on T0CKI pin											
bit 3	PSA: Pres 1 = Presca 0 = Presca	PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer() module											
bit 2-0	PS2:PS0: Bit Value 000 001 010 011 100 101 110 111	Prescaler Rat TMR0 Rate 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128 1 : 256	te Select bits WDT Rate 1 : 1 1 : 2 1 : 4 1 : 8 1 : 16 1 : 32 1 : 64 1 : 128										
	Legend:	Legend:											
	R = Readable bit $W =$ Writable bit $U =$ Unimplemented bit, read $-n =$ Value at POR'1' = Bit is set'0' = Bit is cleared $x =$ Bit is												

2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable but are indirectly writable through the PCLATH register. On any Reset, the upper bits of the PC will be cleared. Figure 2-5 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 2-5: LOADING OF PC IN DIFFERENT SITUATIONS



2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the application note *AN556, "Implementing a Table Read"* (DS00556).

2.3.2 STACK

The PIC16F818/819 family has an 8-level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the Stack Pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

Note 1: There are no status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

2.4 Indirect Addressing: INDF and FSR Registers

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a *pointer*). This is indirect addressing.

EXAMPLE 2-1: INDIRECT ADDRESSING

- Register file 05 contains the value 10h
- Register file 06 contains the value 0Ah
- Load the value 05 into the FSR register
- A read of the INDF register will return the value of 10h
- Increment the value of the FSR register by one (FSR = 06)
- A read of the INDF register now will return the value of 0Ah

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no operation (although status bits may be affected).

A simple program to clear RAM locations, 20h-2Fh, using indirect addressing is shown in Example 2-2.

EXAMPLE 2-2: HOW TO CLEAR RAM USING INDIRECT ADDRESSING

	MOVLW	0x20	;initialize pointer				
	MOVWF	FSR	;to RAM				
NEXT	CLRF	INDF	;clear INDF register				
	INCF	FSR	;inc pointer				
	BTFSS	FSR, 4	;all done?				
	GOTO	NEXT	;NO, clear next				
CONTINUE	2						
:			;YES, continue				

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>) as shown in Figure 2-6.

FIGURE 4-6: PIC16F818/819 CLOCK DIAGRAM



REGISTER 4-2: OSCCON: OSCILLATOR CONTROL REGISTER (ADDRESS 8Fh)

U-0	R/W-0	R/W-0	R/W-0	U-0	R-0	U-0	U-0
—	IRCF2	IRCF1	IRCF0	—	IOFS	_	—
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-4	IRCF2:IRCF0: Internal Oscillator Frequency Select bits
	111 = 8 MHz (8 MHz source drives clock directly)
	110 = 4 MHz
	101 = 2 MHz
	100 = 1 MHz
	011 = 500 kHz
	010 = 250 kHz
	001 = 125 kHz
	000 = 31.25 kHz (INTRC source drives clock directly)
bit 3	Unimplemented: Read as '0'
bit 2	IOFS: INTOSC Frequency Stable bit
	1 = Frequency is stable
	0 = Frequency is not stable
bit 1-0	Unimplemented: Read as '0'
	Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

6.4 Prescaler

There is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice versa. This prescaler is not readable or writable (see Figure 6-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count but will not change the prescaler assignment.

					10111					
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0			
bit 7					•	I	bit 0			
RBPU: PC	RTB Pull-up	Enable bit								
1 = PORT 0 = PORT	B pull-ups a B pull-ups a	re disabled re enabled	by individua	I port latch val	ues					
INTEDG:	nterrupt Edg	e Select bit	t							
 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 										
T0CS : TM	R0 Clock So	urce Select	bit							
1 = Transit	tion on TOCK	(I pin								
0 = Interna	al instruction	cycle clock	(CLKO)							
TOSE: TMI	R0 Source E	dge Select	bit							
1 = Increm 0 = Increm	ient on high- ient on low-to	to-low trans o-high trans	sition on TO sition on TO	CKI pin CKI pin						
PSA: Pres	caler Assign	ment bit								
1 = Presca 0 = Presca	aler is assign aler is assign	ed to the W ed to the Ti	/DT mer0 modu	le						
PS2:PS0:	Prescaler Ra	ate Select b	oits							
Bit Value	TMR0 Rate	WDT Rat	e							
000	1:2	1:1								
001	1:4	1:2								
011	1:16	1:8								
100	1:32	1:16								
101	1:64	1:32								
110	1:128	1:64								
111	1 : 256	1 : 128								
Legend:										
R = Reada	able bit	VV = V	Vritable bit	U = Unimp	lemented b	ented bit, read as '0'				
-n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	cleared	x = Bit is u	nknown			
Note: To avoid an unintended device Reset, the instruction sequence shown in the "PIC [®]										
	Mid-Range	MCU Fam	ily Referenc	e Manual" (D	533023) mu	ist be exec	uted when			
	changing th	e prescale	assignmer	t from Timer0	to the WDI	. This sequ	ence must			
	R/W-1 RBPU bit 7 RBPU : PC 1 = PORT 0 = PORT INTEDG: I 1 = Interna TOCS: TM 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Interna TOSE : TMI 1 = Increm 0 = Interna TOSE : TMI 1 = Increm 0 = Increm PSA : Press 1 = Presca 0 = Presca PS2:PS0 : Bit Value 000 011 100 111 Legend : R = Reada -n = Value Note:	R/W-1 R/W-1 RBPU INTEDG bit 7 RBPU: PORTB pull-ups a 0 = PORTB pull-ups a 0 = PORTB pull-ups a INTEDG: Interrupt Edg 1 = Interrupt on rising 0 = Interrupt on falling TOCS: TMR0 Clock So 1 = Transition on TOCK 0 = Internal instruction TOSE: TMR0 Source E 1 = Increment on high- 0 = Increment on low-to PSA: Prescaler Assign 1 = Prescaler is assign 0 = Prescaler is assign 0 = Prescaler is assign 0 = Internal instruction 1 = Prescaler is assign 0 = Internal instruction 1 = 1:2 000 1 : 2 001 1 : 4 010 1 : 32 101 1 : 64 110 1 : 128 111 1 : 256 Legend: R = Readable bit -n = Value at POR Note: To avoid an <td< td=""><td>R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0 = Interrupt on falling edge of RE0 = Interrupt on falling edge of RE1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Clock Source Select1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Prescaler is assigned to the W0 = Prescaler is assigned to the TOPS2:PS0: Prescaler Rate Select bBit ValueTMR0 RateMOD1 : 20101 : 321101 : 161211: 641321: 641111 : 2561121: 641111 : 256Note:To avoid an unintended Mid-Range MCU Fam changing the prescaler hanging the prescaler hanging the prescaler hanging the prescaler hanging the prescaler</td><td>R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7RBPU: PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Internal instruction cycle clock (CLKO)TOCS: TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 moduPS2:PS0: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 01 1 2 1 1 1 010 1 1 4 1 2 010 1 1 2 1 1 6 110 1 1 4 1 2 010 1 1 2 1 1 6 111 1 1 256 1 1 28Legend: R = Readable bit -n = Value at POR -11 = Bit is setNote:To avoid an unintended device Resc Mid-Range MCU Family Reference changing the prescaler assignment bit -n = Value at POR</br></br></br></br></br></br></td><td>R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch valINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO)TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 modulePS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:2011:4011:161:101:11:121:101:11:121:111:121:121:101:1281:128ILegend:R = Readable bitW = Writable bitU = Unimprode-n = Value at POR'1' = Bit is set'0' = Bit isNote:To avoid an unintended device Reset, the instruct Mid-Range MCU Family Reference Manual" (DS changing the prescaler assignment from TimerO be followed owing if the NDT in displad</td><td>R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on TOCKI pin 0 Interrupt on tock (CLKO) 0 TOSE: TMR0 Source Edge Select bit 1 Pinterementon Ingh-to-low transition on TOCKI pin</td><td>R/W-1 R/W-1 <th< td=""></th<></td></td<>	R/W-1R/W-1R/W-1RBPUINTEDGTOCSbit 7RBPU: PORTB pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabledINTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0 = Interrupt on falling edge of RE0 = Interrupt on falling edge of RE1 = Transition on TOCKI pin0 = Internal instruction cycle clockTOSE: TMR0 Clock Source Select1 = Increment on high-to-low trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Increment on low-to-high trans0 = Prescaler is assigned to the W0 = Prescaler is assigned to the TOPS2:PS0: Prescaler Rate Select bBit ValueTMR0 RateMOD1 : 20101 : 321101 : 161211: 641321: 641111 : 2561121: 641111 : 256Note:To avoid an unintended Mid-Range MCU Fam changing the prescaler hanging the prescaler hanging the prescaler hanging the prescaler hanging the prescaler	R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEbit 7 RBPU : PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Internal instruction cycle clock (CLKO) TOCS : TMR0 Clock Source Select bit 1 = Transition on TOCKI pin 0 = Internal instruction cycle clock (CLKO) TOSE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Increment on low-to-high transition on TOC 0 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 modu PS2:PS0 : Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate 000 01 1 2 1 1 1 010 1 1 4 1 2 010 1 1 2 1 1 6 110 1 1 4 1 2 	R/W-1R/W-1R/W-1R/W-1R/W-1RBPUINTEDGTOCSTOSEPSAbit 7 RBPU: PORTB Pull-up Enable bit1 = PORTB pull-ups are disabled0 = PORTB pull-ups are enabled by individual port latch val INTEDG: Interrupt Edge Select bit1 = Interrupt on rising edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on falling edge of RB0/INT pin0 = Interrupt on TOCKI pin0 = Internal instruction cycle clock (CLKO) TOSE: TMR0 Source Edge Select bit1 = Increment on high-to-low transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Increment on low-to-high transition on TOCKI pin0 = Prescaler is assigned to the WDT0 = Prescaler is assigned to the Timer0 module PS2:PS0: Prescaler Rate Select bitsBit ValueTMR0 Rate0001:2011:4011:161:101:11:121:101:11:121:111:121:121:101:1281:128ILegend:R = Readable bitW = Writable bitU = Unimprode-n = Value at POR'1' = Bit is set'0' = Bit isNote:To avoid an unintended device Reset, the instruct Mid-Range MCU Family Reference Manual" (DS changing the prescaler assignment from TimerO be followed owing if the NDT in displad	R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 RBPU INTEDG TOCS TOSE PSA PS2 bit 7 RBPU: PORTB Pull-up Enable bit 1 PORTB pull-ups are disabled 0 PORTB pull-ups are enabled by individual port latch values INTEDG: Interrupt Edge Select bit 1 Interrupt on rising edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on falling edge of RB0/INT pin 0 Interrupt on TOCKI pin 0 Interrupt on tock (CLKO) 0 TOSE: TMR0 Source Edge Select bit 1 Pinterementon Ingh-to-low transition on TOCKI pin	R/W-1 R/W-1 <th< td=""></th<>			

REGISTER 6-1: OPTION_REG: OPTION REGISTER (ADDRESS 81h, 181h)

EXAMPLE 6-1: CHANGING THE PRESCALER ASSIGNMENT FROM TIMER0 TO WDT

BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xx0x0xxx'	;	Select clock source and prescale value of
MOVWF	OPTION_REG	;	other than 1:1
BANKSEL	TMR0	;	Select Bank of TMR0
CLRF	TMR0	;	Clear TMR0 and prescaler
BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xxxx1xxx'	;	Select WDT, do not change prescale value
MOVWF	OPTION_REG		
CLRWDT		;	Clears WDT and prescaler
MOVLW	b'xxxx1xxx'	;	Select new prescale value and WDT
MOVWF	OPTION_REG		

EXAMPLE 6-2: CHANGING THE PRESCALER ASSIGNMENT FROM WDT TO TIMER0

CLRWDT		;	Clear WDT and prescaler
BANKSEL	OPTION_REG	;	Select Bank of OPTION_REG
MOVLW	b'xxxx0xxx'	;	Select TMR0, new prescale
MOVWF	OPTION_REG	;	value and clock source
	· · _ ·	'	

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
01h,101h	TMR0	Timer0 Mo	mer0 Module Register								uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

EQUATION 9-3:

Resolution =
$$\frac{\log(\frac{Fosc}{FPWM})}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

9.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISB<x> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.
 - Note: The TRISB bit (2 or 3) is dependant upon the setting of configuration bit 12 (CCPMX).

TABLE 9-3:EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,	e on BOR	Value all o Res	e on ther sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	—	SSPIF	CCP1IF	TMR2IF	TMR1IF	- 0	0000	- 0	0000
8Ch	PIE1	_	ADIE	_	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	- 0	0000	- 0	0000
86h	TRISB	PORT	ORTB Data Direction Register						1111	1111	1111	1111	
11h	TMR2	Timer ₂	imer2 Module Register 0000 0000					0000	0000				
92h	PR2	Timer ₂	Fimer2 Module Period Register 1111 1111					1111	1111				
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Captu	Capture/Compare/PWM Register 1 (LSB)				xxxx	xxxx	uuuu	uuuu			
16h	CCPR1H	Captu	capture/Compare/PWM Register 1 (MSB)				xxxx	xxxx	uuuu	uuuu			
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.



FIGURE 12-6: SLOW RISE TIME (MCLR TIED TO VDD THROUGH RC NETWORK)

12.10 Interrupts

The PIC16F818/819 has up to nine sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interr	upt	flag	bits	are	set
	regardless	of	the	sta	tus	of	their
	correspond	ling m	ask l	oit or t	the G	ilE bi	t.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on Reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the Special Function Register, PIR1. The corresponding interrupt enable bits are contained in Special Function Register, PIE1 and the peripheral interrupt enable bit is contained in Special Function Register, INTCON.

When an interrupt is serviced, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends on when the interrupt event occurs relative to the current Q cycle. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit, PEIE bit or the GIE bit.



FIGURE 12-7: INTERRUPT LOGIC

13.0 INSTRUCTION SET SUMMARY

The PIC16 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories are presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASMTM assembler. A complete description of each instruction is also available in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven-bit constant or literal value

One instruction cycle consists of four oscillator periods. For an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1 μ s. All instructions are executed within a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with
	future PIC16F818/819 products, do not
	use the OPTION and TRIS instructions.

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.

13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a "CLRF PORTB" instruction will read PORTB, clear all the data bits, then write the result back to PORTB. This example would have the unintended result that the condition that sets the RBIF flag would be cleared.

TABLE 13-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with x = 0 . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$.
PC	Program Counter
ТО	Time-out bit
PD	Power-Down bit

FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



RETFIE	Return from Interrupt	RLF	Rotate Left f through Carry		
Syntax:	[label] RETFIE	Syntax:	[<i>label</i>] RLF f,d		
Operands:	None	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		
Operation:	$TOS \rightarrow PC$,				
	$1 \rightarrow GIE$	Operation:	See description below		
Status Affected:	None	Status Affected:	С		
		Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is stored back in register 'f'. $\begin{array}{c} \hline \hline$		

RETLW	Return with Literal in W	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RETLW k	Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \leq k \leq 255$	Operands:	$0 \le f \le 127$
Operation:	$k \rightarrow (W);$ TOS \rightarrow PC	Operation:	$d \in [0, 1]$ See description below
Status Affected:	None	Status Affected:	С
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' = 0, the result is placed in the W register. If 'd' = 1, the result is placed back in register 'f'.

 Register f	

RETURN	Return from Subroutine	SLEEP	Enter Sleep mode		
Syntax:	[label] RETURN	Syntax:	[label] SLEEP		
Operands:	None	Operands:	None		
Operation:	$TOS \to PC$	Operation:	$00h \rightarrow WDT, \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow TO$		
Status Affected:	None				
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.		$0 \rightarrow PD$		
		Status Affected:	TO, PD		
		Description:	The Power-Down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.		

SUBLW	Subtract W from Literal				
Syntax:	[<i>label</i>] SUBLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k - (W) \rightarrow (W)$				
Status Affected:	C, DC, Z				
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.				

XORLW	Exclusive OR Literal with W
Syntax:	[<i>label</i>] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) – (W) \rightarrow (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	(W) .XOR. (f) \rightarrow (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

SWAPF	Swap Nibbles in f
Syntax:	[label] SWAPF f,d
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.

14.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

14.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

14.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

14.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming[™].

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF8 (Indus	818/819 strial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial							
PIC16F8 ⁴ (Indus	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended								
Param No.	Device	Тур	Max	Units	Conditions				
	Supply Current (IDD) ^(2,3)								
	PIC16LF818/819	9	20	μΑ	-40°C				
		7	15	μΑ	+25°C	VDD = 2.0V VDD = 3.0V			
		7	15	μA	+85°C		Fosc = 32 kHz		
	PIC16LF818/819	16	30	μA	-40°C				
		14	25	μA	+25°C				
		14	25	μA	+85°C		(LP Oscillator)		
	All devices	32	40	μA	-40°C				
		26	35	μA	+25°C				
		26	35	μΑ	+85°C	VDD = 5.0V			
	Extended devices	35	53	μA	+125°C				

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

15.3 DC Characteristics: Internal RC Accuracy PIC16F818/819, PIC16F818/819 TSL (Industrial, Extended) PIC16LF818/819, PIC16LF818/819 TSL (Industrial)

PIC16LI PIC16LI (Indu	F818/819 ⁽³⁾ F818/819 TSL ⁽³⁾ Jstrial)	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
PIC16F8 PIC16F8 (Indu	818/819 ⁽³⁾ 318/819 TSL ⁽³⁾ ustrial, Extended)	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Device	Min	Тур	Max	Units	Conditions				
	INTOSC Accuracy @ F	req = 8 MHz,	4 MHz, 2 M	Hz, 1 MHz,	500 kHz, 25	50 kHz, 125 kHz ⁽¹⁾				
	PIC16LF818/819	-5	±1	5	%	+25°C				
		-25	_	25	%	-10°C to +85°C	VDD = 2.7-3.3V			
		-30	_	30	%	-40°C to +85°C				
	PIC16F818/819 ⁽⁴⁾	-5	±1	5	%	+25°C				
		-25	_	25	%	-10°C to +85°C	Vpp – 4 5-5 5V			
		-30	_	30	%	-40°C to +85°C	100 - 4.5 5.51			
		-35	_	35	%	-40°C to +125°C				
	PIC16LF818/819 TSL	-2	±1	2	%	+25°C				
		-5	_	5	%	-10°C to +85°C	VDD = 2.7-3.3V			
		-10	_	10	%	-40°C to +85°C				
	PIC16F818/819 TSL ⁽⁵⁾	-2	±1	2	%	+25°C				
		-5	_	5	%	-10°C to +85°C	Vpp – 4 5-5 5V			
		-10	_	10	%	-40°C to +85°C	100 - 4.5 5.51			
		-15	_	15	%	-40°C to +125°C				
	INTRC Accuracy @ Freq = 31 kHz ⁽²⁾									
	PIC16LF818/819	26.562		35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC16F818/819 ⁽⁴⁾	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V			
	PIC16LF818/819 TSL	26.562	_	35.938	kHz	-40°C to +85°C	VDD = 2.7-3.3V			
	PIC16F818/819 TSL ⁽⁵⁾	26.562	—	35.938	kHz	-40°C to +85°C	VDD = 4.5-5.5V			

Legend: Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC frequency after calibration.

3: The only specification difference between a non-TSL device and a TSL device is the internal RC oscillator specifications listed above. All other specifications are maintained.

4: Example part number for the specifications listed above: PIC16F818-I/SS (PIC16F818 device, Industrial temperature, SSOP package).

5: Example part number for the specifications listed above: PIC16F818-I/SSTSL (PIC16F818 device, Industrial temperature, SSOP package).

Param No.	Symbol	Characteristic			Тур	Max	Units	Conditions	
90*	TSU:STA	Start Condition	100 kHz mode	4700	—	—	ns	Only relevant for Repeated	
		Setup Time	400 kHz mode	600	_			Start condition	
91*	THD:STA	Start Condition	100 kHz mode	4000	_		ns	After this period, the first clock	
		Hold Time	400 kHz mode	600	—	—		pulse is generated	
92*	TSU:STO	Stop Condition	100 kHz mode	4700	_		ns		
		Setup Time	400 kHz mode	600	_				
93	THD:STO	Stop Condition	100 kHz mode	4000	—	—	ns		
		Hold Time	400 kHz mode	600		_			

TABLE 15-7: I²C[™] BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.



FIGURE 15-15: I²C[™] BUS DATA TIMING



FIGURE 16-23: MINIMUM AND MAXIMUM VIN vs. VDD (I²C[™] INPUT, -40°C TO +125°C)





20-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS				
Dimension	n Limits	MIN	NOM	MAX		
Number of Pins	Ν	20				
Pitch	е	0.65 BSC				
Overall Height	Α	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	6.90	7.20	7.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	_	0.25		
Foot Angle	φ	0°	4°	8°		
Lead Width	b	0.22	_	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

NOTES:

NOTES: