



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

| Product Status | Active |
|----------------------------|--|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 10MHz |
| Connectivity | I ² C, SPI |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 16 |
| Program Memory Size | 1.75KB (1K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 128 x 8 |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V |
| Data Converters | A/D 5x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lf818-i-sstsl |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams







2.2 Data Memory Organization

The data memory is partitioned into multiple banks that contain the General Purpose Registers and the Special Function Registers. Bits RP1 (Status<6>) and RP0 (Status<5>) are the bank select bits.

| RP1:RP0 | Bank |
|---------|------|
| 00 | 0 |
| 01 | 1 |
| 10 | 2 |
| 11 | 3 |

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are the General Purpose Registers, implemented as static RAM. All implemented banks contain SFRs. Some "high use" SFRs from one bank may be mirrored in another bank for code reduction and quicker access (e.g., the Status register is in Banks 0-3).

| Note: | EEPROM data memory description can be found in Section 3.0 "Data EEPROM and |
|-------|--|
| | Flash Program Memory" of this data sheet. |

2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly through the File Select Register, FSR.

3.8 Protection Against Spurious Write

There are conditions when the device should not write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, WREN is cleared. Also, the Power-up Timer (72 ms duration) prevents an EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

3.9 Operation During Code-Protect

When the data EEPROM is code-protected, the microcontroller can read and write to the EEPROM normally. However, all external access to the EEPROM is disabled. External write access to the program memory is also disabled.

When program memory is code-protected, the microcontroller can read and write to program memory normally as well as execute instructions. Writes by the device may be selectively inhibited to regions of the memory depending on the setting of bits, WRT1:WRT0, of the Configuration Word (see **Section 12.1 "Configuration Bits"** for additional information). External access to the memory is also disabled.

TABLE 3-1:REGISTERS/BITS ASSOCIATED WITH DATA EEPROM AND
FLASH PROGRAM MEMORIES

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on Power-on Reset | Value on all other Resets |
|---------|--------|--------|--|---|-----------|-----------|-----------------------|--------------------------|-------|-------------------------------|---------------------------------|
| 10Ch | EEDATA | EEPRON | 1/Flash D | ata Registe | xxxx xxxx | uuuu uuuu | | | | | |
| 10Dh | EEADR | EEPRON | EEPROM/Flash Address Register Low Byte | | | | | | | | uuuu uuuu |
| 10Eh | EEDATH | _ | _ | EEPROM | /Flash Da | | xx xxxx | uu uuuu | | | |
| 10Fh | EEADRH | — | _ | — | — | — | EEPROM/ Register H | 'Flash Addr ligh Byte | xxx | uuu | |
| 18Ch | EECON1 | EEPGD | _ | _ | FREE | WRERR | WREN | WR | RD | xx x000 | xx q000 |
| 18Dh | EECON2 | EEPROM | 1 Control | ontrol Register 2 (not a physical register) | | | | | | | |
| 0Dh | PIR2 | | — | — | EEIF | — | — | — | — | | 0 |
| 8Dh | PIE2 | — | — | _ | EEIE | _ | — | — | — | | |

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM or Flash program memory.



CERAMIC RESONATOR OPERATION (HS OR XT

OSC CONFIGURATION)



- **2:** A series resistor (Rs) may be required.
- 3: RF varies with the resonator chosen (typically between 2 M Ω to 10 M Ω).

TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

| Typical Capacitor Values Used: | | | | | | | | |
|--------------------------------|----------|-------|-------|--|--|--|--|--|
| Mode | Freq | OSC1 | OSC2 | | | | | |
| ХТ | 455 kHz | 56 pF | 56 pF | | | | | |
| | 2.0 MHz | 47 pF | 47 pF | | | | | |
| | 4.0 MHz | 33 pF | 33 pF | | | | | |
| HS | 8.0 MHz | 27 pF | 27 pF | | | | | |
| | 16.0 MHz | 22 pF | 22 pF | | | | | |

Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .

4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.



EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



| TABLE 5-3: | PORTB FUNCTIONS |
|------------|-----------------|
| TABLE 5-3: | PURID FUNCTIONS |

| Name | Bit# | Buffer | Function |
|-----------------------------|-------|-----------------------|--|
| RB0/INT | bit 0 | TTL/ST ⁽¹⁾ | Input/output pin or external interrupt input. Internal software programmable weak pull-up. |
| RB1/SDI/SDA | bit 1 | TTL/ST ⁽⁵⁾ | Input/output pin, SPI data input pin or I ² C™ data I/O pin. Internal software programmable weak pull-up. |
| RB2/SDO/CCP1 | bit 2 | TTL/ST ⁽⁴⁾ | Input/output pin, SPI data output pin or Capture input/Compare output/PWM output pin. Internal software programmable weak pull-up. |
| RB3/CCP1/PGM ⁽³⁾ | bit 3 | TTL/ST ⁽²⁾ | Input/output pin, Capture input/Compare output/PWM output pin or programming in LVP mode. Internal software programmable weak pull-up. |
| RB4/SCK/SCL | bit 4 | TTL/ST ⁽⁵⁾ | Input/output pin or SPI and I ² C clock pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB5/SS | bit 5 | TTL | Input/output pin or SPI slave select pin (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB6/T1OSO/T1CKI/ PGC | bit 6 | TTL/ST ⁽²⁾ | Input/output pin, Timer1 oscillator output pin, Timer1 clock input pin or serial programming clock (with interrupt-on-change). Internal software programmable weak pull-up. |
| RB7/T1OSI/PGD | bit 7 | TTL/ST ⁽²⁾ | Input/output pin, Timer1 oscillator input pin or serial programming data (with interrupt-on-change). Internal software programmable weak pull-up. |

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: Low-Voltage ICSP[™] Programming (LVP) is enabled by default which disables the RB3 I/O function. LVP must be disabled to enable RB3 as an I/O pin and allow maximum compatibility to the other 18-pin mid-range devices.

- 4: This buffer is a Schmitt Trigger input when configured for CCP or SSP mode.
- **5:** This buffer is a Schmitt Trigger input when configured for SPI or I²C mode.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR, BOR | Value on all other Resets |
|-----------|------------|-------|-------------------------------|-------|-------|-------|-------|-------|-------|----------------------|---------------------------------|
| 06h, 106h | PORTB | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx xxxx | uuuu uuuu |
| 86h, 186h | TRISB | PORTB | PORTB Data Direction Register | | | | | | | 1111 1111 | 1111 1111 |
| 81h, 181h | OPTION_REG | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

NOTES:

10.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE

10.1 SSP Module Overview

The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)

An overview of I²C operations and additional information on the SSP module can be found in the "*PIC*[®] *Mid-Range MCU Family Reference Manual*" (DS33023).

Refer to Application Note AN578, "Use of the SSP Module in the l^2C^{TM} Multi-Master Environment" (DS00578).

10.2 SPI Mode

This section contains register definitions and operational characteristics of the SPI module.

SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RB2/SDO/CCP1
- Serial Data In (SDI)
 RB1/SDI/SDA
- Serial Clock (SCK)
 RB4/SCK/SCL

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) RB5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and the SSPSTAT register (SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)
 - Note: Before enabling the module in SPI Slave mode, the state of the clock line (SCK) must match the polarity selected for the Idle state. The clock line can be observed by reading the SCK pin. The polarity of the Idle state is determined by the CKP bit (SSPCON<4>).

10.3.1 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISB<4,1> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and then load the SSPBUF register with the received value currently in the SSPSR register.

Either or both of the following conditions will cause the SSP module not to give this ACK pulse:

- a) The Buffer Full bit, BF (SSPSTAT<0>), was set before the transfer was received.
- b) The overflow bit, SSPOV (SSPCON<6>), was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF but bit, SSPIF (PIR1<3>), is set. Table 10-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the SSP module, are shown in timing parameter #100 and parameter #101.

10.3.1.1 Addressing

Once the SSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the eight bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The Buffer Full bit, BF, is set.
- c) An ACK pulse is generated.
- d) SSP Interrupt Flag bit, SSPIF (PIR1<3>), is set (interrupt is generated if enabled) – on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave device. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address.

The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of address (bits SSPIF, BF and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 4. Receive second (low) byte of address (bits SSPIF, BF and UA are set).
- 5. Update the SSPADD register with the first (high) byte of address; if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.
- 7. Receive Repeated Start condition.
- 8. Receive first (high) byte of address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit, SSPIF.

10.3.1.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then a no Acknowledge (ACK) pulse is given. An overflow condition is indicated if either bit, BF (SSPSTAT<0>), is set or bit, SSPOV (SSPCON<6>), is set.

An SSP interrupt is generated for each data transfer byte. Flag bit, SSPIF (PIR1<3>), must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

10.3.1.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RB4/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP (SSPCON<4>). The master device must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master device by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 10-7).

REGISTER 11-2: ADCON1: A/D CONTROL REGISTER 1 (ADDRESS 9Fh)

| R/W-0 | R/W-0 | U-0 | U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-----|-----|-------|-------|-------|-------|
| ADFM | ADCS2 | — | — | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 | | | | | | | bit 0 |

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified, 6 Most Significant bits of ADRESH are read as '0'

 $_{\rm 0}$ = Left justified, 6 Least Significant bits of ADRESL are read as '0'

bit 6 ADCS2: A/D Clock Divide by 2 Select bit

1 = A/D clock source is divided by 2 when system clock is used 0 = Disabled

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG<3:0>: A/D Port Configuration Control bits

| PCFG | AN4 | AN3 | AN2 | AN1 | AN0 | VREF+ | VREF- | C/R |
|------|-----|-------|-------|-----|-----|-------|-------|-----|
| 0000 | Α | Α | Α | Α | Α | AVdd | AVss | 5/0 |
| 0001 | A | VREF+ | Α | Α | A | AN3 | AVss | 4/1 |
| 0010 | A | A | Α | Α | A | AVdd | AVss | 5/0 |
| 0011 | A | VREF+ | Α | Α | A | AN3 | AVss | 4/1 |
| 0100 | D | A | D | Α | Α | AVdd | AVss | 3/0 |
| 0101 | D | VREF+ | D | Α | Α | AN3 | AVss | 2/1 |
| 011x | D | D | D | D | D | AVdd | AVss | 0/0 |
| 1000 | Α | VREF+ | VREF- | Α | Α | AN3 | AN2 | 3/2 |
| 1001 | Α | A | А | Α | Α | AVdd | AVss | 5/0 |
| 1010 | A | VREF+ | Α | Α | A | AN3 | AVss | 4/1 |
| 1011 | Α | VREF+ | VREF- | Α | Α | AN3 | AN2 | 3/2 |
| 1100 | A | VREF+ | Vref- | Α | A | AN3 | AN2 | 3/2 |
| 1101 | D | VREF+ | Vref- | Α | Α | AN3 | AN2 | 2/2 |
| 1110 | D | D | D | D | A | AVdd | AVss | 1/0 |
| 1111 | D | VREF+ | Vref- | D | Α | AN3 | AN2 | 1/2 |

A = Analog input D = Digital I/O

C/R = Number of analog input channels/Number of A/D voltage references

| Legend: | | | | | |
|-------------------|------------------|------------------------------------|--------------------|--|--|
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | | | |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown | | |

12.3 MCLR

PIC16F818/819 device has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin has been altered from previous devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

The RA5/MCLR/VPP pin can be configured for $\overline{\text{MCLR}}$ (default) or as an I/O pin (RA5). This is configured through the MCLRE bit in the Configuration Word register.

FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



12.4 Power-on Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.2V-1.7V). To take advantage of the POR, tie the \underline{MCLR} pin to VDD as described in Section 12.3 "MCLR". A maximum rise time for VDD is specified. See Section 15.0 "Electrical Characteristics" for details.

When the device starts normal operation (exits the Reset condition), device operating parameters (volt-age, frequency, temperature, ...) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met. For more information, see Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

12.5 Power-up Timer (PWRT)

The Power-up Timer (PWRT) of the PIC16F818/819 is a counter that uses the INTRC oscillator as the clock input. This yields a count of 72 ms. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC and will vary from chip-to-chip due to temperature and process variation. See DC parameter #33 for details.

The PWRT is enabled by clearing configuration bit, PWRTEN.

12.6 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycles (from OSC1 input) delay after the PWRT delay is over (if enabled). This helps to ensure that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from Sleep.

12.7 Brown-out Reset (BOR)

The configuration bit, BOREN, can enable or disable the Brown-out Reset circuit. If VDD falls below VBOR (parameter #D005, about 4V) for longer than TBOR (parameter #35, about 100 μ s), the brown-out situation will reset the device. If VDD falls below VBOR for less than TBOR, a Reset may not occur.

Once the brown-out occurs, the device will remain in Brown-out Reset until VDD rises above VBOR. The Power-up Timer (if enabled) will keep the device in Reset for TPWRT (parameter #33, about 72 ms). If VDD should fall below VBOR during TPWRT, the Brown-out Reset process will restart when VDD rises above VBOR with the Power-up Timer Reset. Unlike previous PIC16 devices, the PWRT is no longer automatically enabled when the Brown-out Reset circuit is enabled. The PWRTEN and BOREN configuration bits are independent of each other.

12.8 Time-out Sequence

On power-up, the time-out sequence is as follows: the PWRT delay starts (if enabled) when a POR occurs. Then, OST starts counting 1024 oscillator cycles when PWRT ends (LP, XT, HS). When the OST ends, the device comes out of Reset.

If MCLR is kept low long enough, all delays will expire. Bringing MCLR high will begin execution immediately. This is useful for testing purposes or to synchronize more than one PIC16F818/819 device operating in parallel.

Table 12-3 shows the Reset conditions for the Status, PCON and PC registers, while Table 12-4 shows the Reset conditions for all the registers.

12.17 In-Circuit Serial Programming

PIC16F818/819 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage (see Figure 12-10 for an example). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For more information on serial programming, please refer to the *"PIC16F818/819 Flash Memory Programming Specification"* (DS39603).

Note: The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging. When using the Timer1 oscillator, In-Circuit Serial Programming[™] (ICSP[™]) may not function correctly (high voltage or low voltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged. If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during

ICSP or ICD operation.

FIGURE 12-10: TYPICAL IN-CIRCUIT

SERIAL PROGRAMMING CONNECTION



15.1 DC Characteristics: Supply Voltage PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial)

| PIC16LF818/819 (Industrial) | | | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | |
|---|------------------------------------|---|--|-----|------|-------|--|--|--|--|
| PIC16F818/819 (Industrial, Extended) | | | Standard Operating Condition | | | | ons (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended | | | |
| Param No. | ⁿ Symbol Characteristic | | | Тур | Max | Units | Conditions | | | |
| | Vdd | Supply Voltage | | | | | | | | |
| D001 | | PIC16LF818/819 | 2.0 | _ | 5.5 | V | HS, XT, RC and LP Oscillator mode | | | |
| D001 | | PIC16F818/819 | 4.0 | | 5.5 | V | | | | |
| D002 | Vdr | RAM Data Retention Voltage ⁽¹⁾ | 1.5 | _ | _ | V | | | | |
| D003 | VPOR | VDD Start Voltage to ensure internal Power-on Reset signal | — | — | 0.7 | V | See Section 12.4 "Power-on Reset (POR)" for details | | | |
| D004 | Svdd | VDD Rise Rate to ensure internal Power-on Reset signal | 0.05 | _ | — | V/ms | See Section 12.4 "Power-on Reset (POR)" for details | | | |
| | VBOR Brown-out Reset Voltage | | | | | | | | | |
| D005 | | PIC16LF818/819 | 3.65 | _ | 4.35 | V | | | | |
| D005 | | PIC16F818/819 | 3.65 | _ | 4.35 | V | FMAX = 14 MHz ⁽²⁾ | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data

2: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.

15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

| PIC16LF8 (Indus | Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial | | | | | | | | | |
|--------------------------------|--|-----|-----|-------|------------|------------|--|--|--|--|
| PIC16F8 [,] (Indus | | | | | | | | | | |
| Param No. | Device | Тур | Max | Units | Conditions | | | | | |
| | Supply Current (IDD) ^(2,3) | | | | | | | | | |
| | PIC16LF818/819 | 8 | 20 | μA | -40°C | | | | | |
| | | 7 | 15 | μA | +25°C | VDD = 2.0V | | | | |
| | | 7 | 15 | μA | +85°C | | | | | |
| | PIC16LF818/819 | 16 | 30 | μA | -40°C | | | | | |
| | | 14 | 25 | μA | +25°C | VDD = 3.0V | Fosc = 31.25 kHz | | | |
| | | 14 | 25 | μA | +85°C | | Internal RC Oscillator) | | | |
| | All devices | 32 | 40 | μA | -40°C | | , | | | |
| | | 29 | 35 | μΑ | +25°C | | | | | |
| | | 29 | 35 | μΑ | +85°C | VDD = 5.0V | | | | |
| | Extended devices | 35 | 45 | μA | +125°C | | | | | |
| | PIC16LF818/819 | 132 | 160 | μA | -40°C | | | | | |
| | | 126 | 155 | μΑ | +25°C | VDD = 2.0V | | | | |
| | | 126 | 155 | μΑ | +85°C | | | | | |
| | PIC16LF818/819 | 260 | 310 | μA | -40°C | | | | | |
| | | 230 | 300 | μΑ | +25°C | VDD = 3.0V | Fosc = 1 MHz (RC_RUN mode, Internal RC Oscillator) | | | |
| | | 230 | 300 | μΑ | +85°C | | | | | |
| | All devices | 560 | 690 | μA | -40°C | | | | | |
| | | 500 | 650 | μA | +25°C | | | | | |
| | | 500 | 650 | μΑ | +85°C | VDD = 5.0V | | | | |
| | Extended devices | 570 | 710 | μA | +125°C | | | | | |
| | PIC16LF818/819 | 310 | 420 | μΑ | -40°C | | | | | |
| | | 300 | 410 | μΑ | +25°C | VDD = 2.0V | | | | |
| | | 300 | 410 | μA | +85°C | | | | | |
| | PIC16LF818/819 | 550 | 650 | μΑ | -40°C | | | | | |
| | | | 620 | μΑ | +25°C | VDD = 3.0V | FOSC = 4 MHz (RC_RUN mode | | | |
| | | | 620 | μA | +85°C | | Internal RC Oscillator) | | | |
| | All devices | 1.2 | 1.5 | mA | -40°C | | ······ | | | |
| | | 1.1 | 1.4 | mA | +25°C | VD = 5 0V | | | | |
| | | | 1.4 | mA | +85°C | VDD = 0.0V | | | | |
| | Extended devices | 1.3 | 1.6 | mA | +125°C | | | | | |

Legend: Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.

3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.







| Param No. | Symbol | Characteristic | | | Тур | Max | Units | Conditions |
|--------------|---------|-----------------|--------------|------|-----|-----|-------|------------------------------------|
| 90* | TSU:STA | Start Condition | 100 kHz mode | 4700 | — | — | ns | Only relevant for Repeated |
| | | Setup Time | 400 kHz mode | 600 | _ | | | Start condition |
| 91* | THD:STA | Start Condition | 100 kHz mode | 4000 | _ | | ns | After this period, the first clock |
| | | Hold Time | 400 kHz mode | 600 | — | — | | pulse is generated |
| 92* | TSU:STO | Stop Condition | 100 kHz mode | 4700 | _ | | ns | |
| | | Setup Time | 400 kHz mode | 600 | _ | | | |
| 93 | THD:STO | Stop Condition | 100 kHz mode | 4000 | — | — | ns | |
| | | Hold Time | 400 kHz mode | 600 | | _ | | |

TABLE 15-7: I²C[™] BUS START/STOP BITS REQUIREMENTS

* These parameters are characterized but not tested.



FIGURE 15-15: I²C[™] BUS DATA TIMING

TABLE 15-9:A/D CONVERTER CHARACTERISTICS: PIC16F818/819 (INDUSTRIAL, EXTENDED)PIC16LF818/819 (INDUSTRIAL)

| Param No. | Sym | Characteristic | | Min | Тур† | Мах | Units | Conditions |
|--------------|-------|---|-------------------------|-------------|---------------------------|--------------|-------|--|
| A01 | NR | Resolution | | — | — | 10-bits | bit | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$ |
| A03 | EIL | Integral Linearity | egral Linearity Error | | — | <±1 | LSb | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$ |
| A04 | Edl | Differential Linear | rity Error | _ | — | <±1 | LSb | $\begin{array}{l} VREF=VDD=5.12V,\\ VSS\leqVAIN\leqVREF \end{array}$ |
| A06 | EOFF | Offset Error | | _ | | <±2 | LSb | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$ |
| A07 | Egn | Gain Error | | — | — | <±1 | LSb | $\label{eq:VREF} \begin{array}{l} VREF = VDD = 5.12V,\\ VSS \leq VAIN \leq VREF \end{array}$ |
| A10 | _ | Monotonicity | | — | guaranteed ⁽³⁾ | — | _ | $VSS \leq VAIN \leq VREF$ |
| A20 | Vref | Reference Voltage (VREF+ – VREF-) | | 2.0 | — | VDD + 0.3 | V | |
| A21 | Vref+ | Reference Voltage High | | AVDD - 2.5V | | AVDD + 0.3V | V | |
| A22 | Vref- | Reference Voltage Low | | AVss-0.3V | | VREF + -2.0V | V | |
| A25 | Vain | Analog Input Volt | age | Vss - 0.3V | — | Vref + 0.3V | V | |
| A30 | ZAIN | Recommended Impedance of Analog Voltage Source | | — | | 2.5 | kΩ | (Note 4) |
| A40 | IAD | A/D Conversion | PIC16F818/819 | — | 220 | — | μΑ | Average current |
| | | Current (VDD) | PIC16 LF 818/819 | — | 90 | — | μA | consumption when A/D is on (Note 1) |
| A50 | IREF | VREF Input Curre | nt (Note 2) | _ | _ | 5 | μΑ | During VAIN acquisition. Based on differential of VHOLD to VAIN to charge CHOLD, see Section 11.1 "A/D Acquisition Requirements". During A/D conversion avelo |
| | | | | | | 150 | μΛ | During A/D conversion cycle |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- **Note 1:** When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.
 - 2: VREF current is from RA3 pin or VDD pin, whichever is selected as reference input.
 - 3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
 - 4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition time.





| Param No. | Symbol | Characte | Min | Тур† | Max | Units | Conditions | |
|--------------|--------|------------------------------------|----------------|----------|----------|-------|------------|--|
| 130 | TAD | A/D Clock Period PIC16F818/819 | | 1.6 | — | _ | μS | Tosc based, VREF $\ge 3.0V$ |
| | | | PIC16LF818/819 | 3.0 | _ | — | μs | Tosc based, VREF $\ge 2.0V$ |
| | | | PIC16F818/819 | 2.0 | 4.0 | 6.0 | μs | A/D RC mode |
| | | | PIC16LF818/819 | 3.0 | 6.0 | 9.0 | μs | A/D RC mode |
| 131 | TCNV | Conversion Time (not i (Note 1) | | — | 12 | TAD | | |
| 132 | TACQ | Acquisition Time | | (Note 2) | 40 | — | μS | |
| | | | | 10* | _ | _ | μs | The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5.0 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD). |
| 134 | TGO | Q4 to A/D Clock Start | | _ | Tosc/2 § | _ | _ | If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed. |

TABLE 15-10: A/D CONVERSION REQUIREMENTS

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are t not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 11.1 "A/D Acquisition Requirements" for minimum conditions.

18-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-051C Sheet 1 of 2

NOTES: