

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1.75KB (1K x 14)
Program Memory Type	FLASH
EEPROM Size	128 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	18-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf818t-i-sotsl

#### **Table of Contents**

1.0	Device Overview	
2.0	Memory Organization	9
3.0	Data EEPROM and Flash Program Memory	. 25
4.0	Oscillator Configurations	. 33
5.0	I/O Ports	. 39
6.0	Timer0 Module	. 53
7.0	Timer1 Module	. 57
8.0	Timer2 Module	. 63
9.0	Capture/Compare/PWM (CCP) Module	. 65
10.0	Synchronous Serial Port (SSP) Module	. 71
11.0	Analog-to-Digital Converter (A/D) Module	. 81
12.0	Special Features of the CPU	. 89
13.0	Instruction Set Summary	103
	Development Support	
15.0	Electrical Characteristics	115
16.0	DC and AC Characteristics Graphs and Tables	141
17.0	Packaging Information	155
Appe	ndix A: Revision History	165
Appe	ndix B: Device Differences	165
INDE	X	167
The N	Microchip Web Site	173
Custo	mer Change Notification Service	173
Custo	mer Support	173
Read	er Response	174
PIC16	SF818/819 Product Identification System	175

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
Bank 1											
80h <sup>(1)</sup>	INDF	Addressir	ng this locati	on uses conte	ents of FSR to	o address dat	a memory (n	ot a physical	register)	0000 0000	23
81h	OPTION_REG	RBPU	INTEDG	INTEDG TOCS TOSE PSA PS2 PS1 PS0 1						1111 1111	17, 54
82h <sup>(1)</sup>	PCL	Program	Counter's (F	C) Least Sign	nificant Byte					0000 0000	23
83h <sup>(1)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	16
84h <sup>(1)</sup>	FSR	Indirect D	ata Memory	Address Poi	nter	•	•		•	xxxx xxxx	23
85h	TRISA	TRISA7	TRISA6	TRISA5 <sup>(3)</sup>	PORTA Data	a Direction Re	egister (TRIS	A<4:0>		1111 1111	39
86h	TRISB	PORTB D	Data Directio	n Register						1111 1111	43
87h	_	Unimplen	nented							_	_
88h	_	Unimplen	nented							_	_
89h	_	Unimplen	nented							_	_
8Ah <sup>(1,2)</sup>	PCLATH	_	-	ı	Write Buffer	for the upper	5 bits of the	PC		0 0000	23
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	18
8Ch	PIE1	_	ADIE	1	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0 0000	19
8Dh	PIE2	_		1	EEIE	_	_	I	_	0	21
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	22
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	_	IOFS	_	_	-000 -0	38
90h <sup>(1)</sup>	OSCTUNE	_		TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	00 0000	36
91h	_	Unimplen	nented							_	_
92h	PR2	Timer2 P	eriod Regist	er						1111 1111	68
93h	SSPADD	Synchron	ous Serial F	ort (I <sup>2</sup> C™ mo	de) Address	Register				0000 0000	71, 76
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	72
95h	_	Unimplen	nented							_	_
96h	_	Unimplen	nented							_	_
97h	_	Unimplen	nented							_	_
98h	_	Unimplen	nented							_	_
99h	_	Unimplen	nented							_	_
9Ah	_	Unimplen	nented							_	_
9Bh	_	Unimplen	Unimplemented —								_
9Ch	_	Unimplen	Unimplemented — -								_
9Dh	_	Unimplen	Unimplemented —								_
9Eh	ADRESL	A/D Resu	D Result Register Low Byte xxxx x								81
9Fh	ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	82


**Legend:** x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

<sup>2:</sup> The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8>, whose contents are transferred to the upper byte of the program counter.

<sup>3:</sup> Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

# FIGURE 4-2: CERAMIC RESONATOR OPERATION (HS OR XT OSC CONFIGURATION)



- Note 1: See Table 4-2 for typical values of C1 and C2.
  - 2: A series resistor (Rs) may be required.
  - 3: RF varies with the resonator chosen (typically between 2 M $\Omega$  to 10 M $\Omega$ ).

TABLE 4-2: CERAMIC RESONATORS (FOR DESIGN GUIDANCE ONLY)

-	Typical Capacitor Values Used:									
Mode Freq OSC1 OSC2										
XT	455 kHz	56 pF	56 pF							
	2.0 MHz	47 pF	47 pF							
	4.0 MHz	33 pF	33 pF							
HS	8.0 MHz	27 pF	27 pF							
	16.0 MHz	22 pF	22 pF							

### Capacitor values are for design guidance only.

These capacitors were tested with the resonators listed below for basic start-up and operation. These values were not optimized.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application.

See the notes following this table for additional information.

### Note:


When using resonators with frequencies above 3.5 MHz, the use of HS mode rather than XT mode is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor should be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is  $330\Omega$ .

### 4.3 External Clock Input

The ECIO Oscillator mode requires an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.

In the ECIO Oscillator mode, the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 4-3 shows the pin connections for the ECIO Oscillator mode.

FIGURE 4-3: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



### **5.0 I/O PORTS**

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

### 5.1 PORTA and the TRISA Register

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Note:	On	а	Pow	er-o	n Reset,	the	e pins
	POR	RTA<	:4:0>	are	configured	as	analog
	inpu	ts ar	nd rea	ad as	'0'.		

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch.

Pin RA4 is multiplexed with the Timer0 module clock input and with an analog input to become the RA4/AN4/T0CKI pin. The RA4/AN4/T0CKI pin is a Schmitt Trigger input and full CMOS output driver.

Pin RA5 is multiplexed with the Master Clear module input. The RA5/MCLR/VPP pin is a Schmitt Trigger input.

Pin RA6 is multiplexed with the oscillator module input and external oscillator output. Pin RA7 is multiplexed with the oscillator module input and external oscillator input. Pin RA6/OSC2/CLKO and pin RA7/OSC1/CLKI are Schmitt Trigger inputs and full CMOS output drivers.

Pins RA<1:0> are multiplexed with analog inputs. Pins RA<3:2> are multiplexed with analog inputs and VREF inputs. Pins RA<3:0> have TTL inputs and full CMOS output drivers.

**EXAMPLE 5-1: INITIALIZING PORTA** 

BANKSEL	PORTA	;	select bank of PORTA
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
BANKSEL	ADCON1	;	Select Bank of ADCON1
MOVLW	0x06	;	Configure all pins
MOVWF	ADCON1	;	as digital inputs
MOVLW	0xFF	;	Value used to
		;	initialize data
		;	direction
MOVWF	TRISA	;	Set RA<7:0> as inputs

TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function			
RA0/AN0	bit 0	TTL	Input/output or analog input.			
RA1/AN1	bit 1	TTL	Input/output or analog input.			
RA2/AN2/VREF-	bit 2	TTL	Input/output, analog input or VREF			
RA3/AN3/VREF+	bit 3	TTL	Input/output, analog input or VREF+.			
RA4/AN4/T0CKI	bit 4	ST	Input/output, analog input or external clock input for Timer0.			
RA5/MCLR/VPP	bit 5	ST	Input, Master Clear (Reset) or programming voltage input.			
RA6/OSC2/CLKO	bit 6	ST	Input/output, connects to crystal or resonator, oscillator output or 1/4 the frequency of OSC1 and denotes the instruction cycle in RC mode.			
RA7/OSC1/CLKI	bit 7	ST/CMOS <sup>(1)</sup>	Input/output, connects to crystal or resonator or oscillator input.			

**Legend:** TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured in RC Oscillator mode and a CMOS input otherwise.


TABLE 5-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
05h	PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxx0 0000	uuu0 0000
85h	TRISA	TRISA7	TRISA6	TRISA5 <sup>(1)</sup>	PORTA	PORTA Data Direction Register				1111 1111	1111 1111
9Fh	ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000


Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: Pin 5 is an input only; the state of the TRISA5 bit has no effect and will always read '1'.

FIGURE 5-5: BLOCK DIAGRAM OF RA5/MCLR/VPP PIN



### FIGURE 5-6: BLOCK DIAGRAM OF RA6/OSC2/CLKO PIN



**FIGURE 5-12: BLOCK DIAGRAM OF RB4 PIN** Port/SSPEN SCK/SCL RBPU<sup>(2)</sup> Weak Pull-up VDD SCL Drive Data Latch Data Bus D Q WR PORTB I/O pin<sup>(1)</sup> TRIS Latch Vss D Q WR TRISB ·CK **̄**₹\_ TTL Input Buffer **RD TRISB** Latch Q D **RD PORTB** ΕN -Q1 Set RBIF

Note 1: I/O pins have diode protection to VDD and Vss.

From other RB7:RB4 pins

SCK

SCL(3)

2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the  $\overline{\text{RBPU}}$  bit.

Q

D

ΕN

**RD PORTB** 

– Q3

**3:** The SCL Schmitt Trigger conforms to the  $I^2C^{TM}$  specification.

#### 7.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper oscillator start-up.

Note:

The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.

When using the Timer1 oscillator, In-Circuit Serial Programming $^{\text{TM}}$  (ICSP $^{\text{TM}}$ ) may not function correctly (high-voltage or low-voltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

FIGURE 7-3: EXTERNAL

COMPONENTS FOR THE

TIMER1 LP OSCILLATOR




TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF

- **Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.
  - **2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
  - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - **4:** Capacitor values are for design guidance only.


### 7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

FIGURE 7-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING



The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

### **EQUATION 9-3:**

Resolution = 
$$\frac{\log\left(\frac{\text{Fosc}}{\text{FPWM}}\right)}{\log(2)} \text{ bits}$$

**Note:** If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

#### 9.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISB<x> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

Note: The TRISB bit (2 or 3) is dependant upon the setting of configuration bit 12 (CCPMX).

TABLE 9-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 9-4: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	all o	e on ther sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	_	ADIF	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	-0	0000	-0	0000
8Ch	PIE1	_	ADIE	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	-0	0000	-0	0000
86h	TRISB	PORT	B Data Dire	ection Regis	ter					1111	1111	1111	1111
11h	TMR2	Timer2	2 Module Re	gister						0000	0000	0000	0000
92h	PR2	Timer2	2 Module Pe	riod Registe	er					1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Captu	Capture/Compare/PWM Register 1 (LSB)								xxxx	uuuu	uuuu
16h	CCPR1H	Captui	Capture/Compare/PWM Register 1 (MSB)								xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

 $\textbf{Legend:} \quad x = \text{unknown}, \ u = \text{unchanged}, \ - = \text{unimplemented}, \ \text{read as `0'}. \ Shaded \ cells \ are \ \text{not used by PWM and Timer2}.$ 

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.


As a slave-transmitter, the ACK pulse from the masterreceiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not ACK), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave device, the slave logic is reset (resets SSPSTAT register) and the slave device then monitors for another occurrence of the Start bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register which also loads the SSPSR register. Then pin RB4/SCK/SCL should be enabled by setting bit, CKP.

TABLE 10-2: DATA TRANSFER RECEIVED BYTE ACTIONS


	ts as Data s Received	$SSPSR \to SSPBUF$	Generate ACK Pulse	Set bit SSPIF (SSP interrupt occurs if enabled)		
BF	SSPOV			(33F Interrupt occurs if enabled)		
0	0	Yes Yes		Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.

### FIGURE 10-6: I<sup>2</sup>C™ WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)



### FIGURE 10-7: I<sup>2</sup>C™ WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



### 12.0 SPECIAL FEATURES OF THE CPU

These devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power-saving operating modes and offer code protection:

- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- · In-Circuit Serial Programming

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay of 72 ms (nominal) on power-up only. It is designed to keep the part in Reset while the power supply stabilizes and is enabled or disabled using a configuration bit. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low-current power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer wake-up or through an interrupt.

Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. Configuration bits are used to select the desired oscillator mode.

Additional information on special features is available in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

### 12.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space which can be accessed only during programming.

TABLE 12-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Power-on Reset, Brown-out Reset	MCLR Reset, WDT Reset	Wake-up via WDT or Interrupt
W	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	N/A	N/A	N/A
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000h	0000h	PC + 1 <sup>(2)</sup>
STATUS	0001 1xxx	000q quuu <sup>(3)</sup>	uuuq quuu <sup>(3)</sup>
FSR	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTA	xxx0 0000	uuu0 0000	uuuu uuuu
PORTB	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	0 0000	0 0000	u uuuu
INTCON	0000 000x	0000 000u	uuuu uuuu(1)
PIR1	-0 0000	-0 0000	-u uuuu <b>(1)</b>
PIR2	0	0	u(1)
TMR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	00 0000	uu uuuu	uu uuuu
TMR2	0000 0000	0000 0000	uuuu uuuu
T2CON	-000 0000	-000 0000	-uuu uuuu
SSPBUF	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	0000 0000	0000 0000	uuuu uuuu
CCPR1L	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	00 0000	00 0000	uu uuuu
ADRESH	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	0000 00-0	0000 00-0	uuuu uu-u
OPTION_REG	1111 1111	1111 1111	uuuu uuuu
TRISA	1111 1111	1111 1111	uuuu uuuu
TRISB	1111 1111	1111 1111	uuuu uuuu
PIE1	-0 0000	-0 0000	-u uuuu
PIE2	0	0	u
PCON	qq	uu	uu
OSCCON	-000 -0	-000 -0	-uuu -u
OSCTUNE	00 0000	00 0000	uu uuuu
PR2	1111 1111	1111 1111	1111 1111
SSPADD	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	0000 0000	0000 0000	uuuu uuuu
ADRESL	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	00 0000	00 0000	uu uuuu
EEDATA	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEADR	xxxx xxxx	uuuu uuuu	uuuu uuuu
EEDATH	xx xxxx	uu uuuu	uu uuuu
EEADRH	xxx	uuu	uuu
EECON1	xx x000	ux u000	uu uuuu
EECON2			

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 12-3 for Reset value for specific conditions.

### 12.13 Power-Down Mode (Sleep)

Power-Down mode is entered by executing a  ${\tt SLEEP}$  instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (Status<3>) is cleared, the  $\overline{TO}$  (Status<4>) bit is set and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are high-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should also be considered.

The MCLR pin must be at a logic high level (VIHMC).

#### 12.13.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- Watchdog Timer wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change or a peripheral interrupt.

External MCLR Reset will cause a device Reset. All other events are considered a continuation of program execution and cause a "wake-up". The TO and PD bits in the Status register can be used to determine the cause of the device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked. The TO bit is cleared if a WDT time-out occurred and caused wake-up.

The following peripheral interrupts can wake the device from Sleep:

- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. CCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. SSP (Start/Stop) bit detect interrupt.
- 5. SSP transmit or receive in Slave mode (SPI/I<sup>2</sup>C).
- 6. A/D conversion (when A/D clock source is RC).
- 7. EEPROM write operation completion.

Other peripherals cannot generate interrupts since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up occurs regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 12.13.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bit will not be cleared.
- If the interrupt occurs during or after the
  execution of a SLEEP instruction, the device will
  immediately wake-up from Sleep. The SLEEP
  instruction will be completely executed before the
  wake-up. Therefore, the WDT and WDT
  postscaler will be cleared, the TO bit will be set
  and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overline{\text{PD}}$  bit. If the  $\overline{\text{PD}}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

TABLE 13-2: PIC16F818/819 INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Opcode	9	Status	Natas
Operan	ds	Description		MSb			LSb	Affected	Notes
	BYTE-ORIENTED FILE REGISTER OPERATIONS								
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1, 2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1, 2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1, 2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1, 2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1, 2, 3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1, 2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1, 2, 3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1, 2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1, 2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1, 2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1, 2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1, 2
SWAPF	f, d	Swap nibbles in f	1	00	1110	dfff	ffff		1, 2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1, 2
		BIT-ORIENTED FILE REGIST	ER OPER	RATION	NS				
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1, 2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1, 2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
		LITERAL AND CONTROL	OPERAT	IONS					
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C, DC, Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	00	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into Standby mode	1	00	0000	0110	0011	TO, PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

**Note:** Additional information on the mid-range instruction set is available in the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

<sup>2:</sup> If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

<sup>3:</sup> If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

# 14.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 14.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

## 14.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>TM</sup> and dsPICDEM<sup>TM</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, Seevaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 15.2 DC Characteristics: Power-Down and Supply Current PIC16F818/819 (Industrial, Extended) PIC16LF818/819 (Industrial) (Continued)

PIC16LF818/819 (Industrial)  PIC16F818/819 (Industrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial								
		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units	Conditions					
D022	Module Differential Currents (Alwot, Albor, Allvo, Alosce, Alad)									
(∆IWDT)	Watchdog Timer	1.5	3.8	μА	-40°C					
		2.2	3.8	μА	+25°C	VDD = 2.0V				
		2.7	4.0	μА	+85°C					
		2.3	4.6	μА	-40°C					
		2.7	4.6	μА	+25°C	VDD = 3.0V				
		3.1	4.8	μА	+85°C					
		3.0	10.0	μΑ	-40°C					
		3.3	10.0	μΑ	+25°C	\/55				
		3.9	13.0	μΑ	+85°C	VDD = 5.0V				
	Extended Devices	5.0	21.0	μΑ	+125°C					
D022A (∆lbor)	Brown-out Reset	40	60	μА	-40°C to +85°C	VDD = 5.0V				
D025	Timer1 Oscillator	1.7	2.3	μΑ	-40°C					
(∆loscb)		1.8	2.3	μΑ	+25°C	VDD = 2.0V				
		2.0	2.3	μΑ	+85°C					
		2.2	3.8	μΑ	-40°C					
		2.6	3.8	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1			
		2.9	3.8	μΑ	+85°C					
		3.0	6.0	μА	-40°C					
		3.2	6.0	μА	+25°C	VDD = 5.0V				
		3.4	7.0	μА	+85°C					
D026	A/D Converter	0.001	2.0	μΑ	-40°C to +85°C	VDD = 2.0V				
(∆IAD)		0.001	2.0	μΑ	-40°C to +85°C	VDD = 3.0V	A/D on, Sleep, not converting			
		0.003	2.0	μΑ	-40°C to +85°C	VDD = 5.0V	A/D on, sieep, not converting			
	Extended Devices	4.0	8.0	μΑ	-40°C to +125°C	v DD = 5.0 V				

**Legend:** Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\underline{\mathsf{OSC1}}$  = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD;

MCLR = VDD; WDT enabled/disabled as specified.


3: For RC oscillator configurations, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kΩ.

TABLE 15-6: SPI MODE REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input	Tcy	_	_	ns		
71*	TscH	SCK Input High Time (Slave mode)		Tcy + 20	_	_	ns	
72*	TscL	SCK Input Low Time (Slave mode)		Tcy + 20	_	_	ns	
73*	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK Edge		100	_	_	ns	
74*	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCK Edge		100	_	_	ns	
75*	TDOR	SDO Data Output Rise Time	PIC16 <b>F</b> 818/819 PIC16 <b>LF</b> 818/819		10 25	25 50	ns ns	
76*	TDOF	SDO Data Output Fall Time	•	_	10	25	ns	
77*	TssH2DoZ	SS ↑ to SDO Output High-Impedance		10	_	50	ns	
78*	TscR	SCK Output Rise Time (Master mode)	PIC16 <b>F</b> 818/819 PIC16 <b>LF</b> 818/819	_	10 25	25 50	ns ns	
79*	TscF	SCK Output Fall Time (Master mode	)	_	10	25	ns	
80*	TSCH2DOV, TSCL2DOV	SDO Data Output Valid after SCK Edge	PIC16 <b>F</b> 818/819 PIC16 <b>LF</b> 818/819		_	50 145	ns ns	
81*	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SCK Edge		Tcy	_	_	ns	
82*	TssL2DoV	SDO Data Output Valid after SS ↓ Edge		_	_	50	ns	
83*	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 TcY + 40	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.


FIGURE 15-14: I<sup>2</sup>C™ BUS START/STOP BITS TIMING



<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## 28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] with 0.55 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	3
Dimension	n Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	3.65	3.70	4.20
Contact Width	b	0.23	0.30	0.35
Contact Length	L	0.50	0.55	0.70
Contact-to-Exposed Pad	K	0.20	_	_

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B

TMR0IE Bit	18	RCIO	3:
Internal Oscillator Block	35	XT	
INTRC Modes		Oscillator Control Register	
Internet Address		Modifying IRCF Bits	
Interrupt Sources		Clock Transition Sequence	
RB0/INT Pin, External		Oscillator Start-up Timer (OST)	
TMR0 Overflow		Oscillator, WDT	
Interrupts		·	
RB7:RB4 Port Change	43	Р	
Synchronous Serial Port Interrupt		Packaging Information	15
Interrupts, Context Saving During		Marking	15
Interrupts, Enable Bits		PCFG0 Bit	
Global Interrupt Enable (GIE Bit)	96	PCFG1 Bit	82
Interrupt-on-Change (RB7:RB4) Enable		PCFG2 Bit	82
(RBIE Bit)	97	PCFG3 Bit	8:
RB0/INT Enable (INTE Bit)		PCL Register	
TMR0 Overflow Enable (TMR0IE Bit)		PCLATH Register	
Interrupts, Enable bits		PCON Register	
Global Interrupt Enable (GIE Bit)	18	POR Bit	
Interrupts, Flag Bits		Pinout Descriptions	
Interrupt-on-Change (RB7:RB4) Flag		PIC16F818/819	-
(RBIF Bit)	18 97	Pointer, FSR	
RB0/INT Flag (INTF Bit)		POP	
TMR0 Overflow Flag (TMR0IF Bit)		POR. See Power-on Reset.	
INTRC Modes		PORTA	·
Adjustment	36	Associated Register Summary	
		Functions	
L		PORTA Register	
Loading of PC	23	TRISA Register	
Low-Voltage ICSP Programming		PORTA Register	
		PORTB	
M		Associated Register Summary	
Master Clear (MCLR)		Functions	
MCLR Reset, Normal Operation91,	93, 94	PORTB Register	
MCLR Reset, Sleep91,		Pull-up Enable (RBPU Bit)	
Operation and ESD Protection		RB0/INT Edge Select (INTEDG Bit)	
Memory Organization		RB0/INT Pin, External	
Data Memory		RB7:RB4 Interrupt-on-Change	
Program Memory		RB7:RB4 Interrupt-on-Change Enable	•
Microchip Internet Web Site		(RBIE Bit)	9 <sup>-</sup>
MPLAB ASM30 Assembler, Linker, Librarian	112	RB7:RB4 Interrupt-on-Change Flag	•
MPLAB Integrated Development		(RBIF Bit)	18. 9 <sup>-</sup>
Environment Software	111	TRISB Register	
MPLAB PM3 Device Programmer		PORTB Register	
MPLAB REAL ICE In-Circuit Emulator System		Postscaler, WDT	
MPLINK Object Linker/MPLIB Object Librarian	112	Assignment (PSA Bit)	1
•		Rate Select (PS2:PS0 Bits)	
0		Power-Down Mode. See Sleep.	
Opcode Field Descriptions	103	Power-on Reset (POR)	39. 91. 92. 93. 9 <sup>4</sup>
OPTION_REG Register	15	POR Status (POR Bit)	
INTEDG Bit	. 17, 54	Power Control (PCON) Register	
PS2:PS0 Bits	17	Power-Down (PD Bit)	
PSA Bit	17	Time-out (TO Bit)	
RBPU Bit	. 17, 54	Power-up Timer (PWRT)	
T0CS Bit	17	PR2 Register	
T0SE Bit	17	Prescaler, Timer0	•
Oscillator Configuration	33	Assignment (PSA Bit)	1
ECIO	33	Rate Select (PS2:PS0 Bits)	
EXTCLK	93	Program Counter	
EXTRC	93	Reset Conditions	9:
HS	. 33, 93		
INTIO1	33		
INTIO2	33		
INTRC	93		
LP	. 33, 93		
RC	. 33, 35		

Timer1	57
Associated Registers	
Capacitor Selection	
Counter Operation	
Operation	
Operation in Asynchronous Counter Mode	
Operation in Synchronized Counter Mode	
Operation in Timer Mode	
Oscillator	
Oscillator Layout Considerations	
Prescaler	
Resetting Register Pair (TMR1H, TMR1L)	
Resetting Using a CCP Trigger Output	
TMR1H	
TMR1L	
Use as a Real-Time Clock	
Timer2	
Associated Registers	
Output	
•	
Postscaler	
Prescaler	
Prescaler and Postscaler	63
Timing Diagrams	4.40
A/D Conversion	
Brown-out Reset	
Capture/Compare/PWM (CCP1)	
CLKO and I/O	
External Clock	
I <sup>2</sup> C Bus Data	
I <sup>2</sup> C Bus Start/Stop Bits	136
I <sup>2</sup> C Reception (7-Bit Address)	78
I <sup>2</sup> C Transmission (7-Bit Address)	
PWM Output	68
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer	131
Slow Rise Time (MCLR Tied to Vdd	
Through RC Network)	
SPI Master Mode	
SPI Master Mode (CKE = 0, SMP = 0)	134
SPI Master Mode (CKE = 1, SMP = 1)	
SPI Slave Mode (CKE = 0)	75, 135
SPI Slave Mode (CKE = 1)	75, 135
Time-out Sequence on Power-up (MCLR	
Tied to Vdd Through Pull-up Resistor)	95
Time-out Sequence on Power-up (MCLR	
Tied to Vdd Through RC Network): Case 1	95
Time-out Sequence on Power-up (MCLR	
Tied to Vdd Through RC Network): Case 2	95
Timer0 and Timer1 External Clock	
Timer1 Incrementing Edge	58
Wake-up from Sleep through Interrupt	
Timing Parameter Symbology	
Timing Requirements	
External Clock	129
TMR0 Register	
TMR1CS Bit	
TMR1H Register	
TMR1L Register	
TMR1ON Bit	
TMR2 Register	
TMR2ON Bit	
TOUTPS0 Bit	
TOUTPS1 Bit	
TOUTPS2 Bit	
TOUTPS3 Bit	

TRISA Register	14
TRISB Register	14, 15
V	
Vdd Pin	8
Vss Pin	8
W	
Wake-up from Sleep	89, 99
Interrupts	93, 94
MCLR Reset	94
WDT Reset	94
Wake-up Using Interrupts	99
Watchdog Timer (WDT)	89, 98
Associated Registers	98
Enable (WDTEN Bit)	98
INTRC Oscillator	98
Postscaler. See Postscaler, WDT.	
Programming Considerations	98
Time-out Period	98
WDT Reset, Normal Operation	91, 93, 94
WDT Reset, Sleep	91, 94
WDT Wake-up	93
WCOL	73
Write Collision Detect Bit, WCOL	73
WWW Address	173
WWW On-Line Support	3

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	•	Total Pages Sent
Fror	m: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
App	lication (optional):	
Wou	uld you like a reply?YN	
Dev	rice: PIC16F818/819	Literature Number: DS39598F
Que	estions:	
1.	What are the best features of this document?	
2.	How does this document meet your hardware an	nd software development needs?
3.	Do you find the organization of this document ea	sy to follow? If not, why?
4.	What additions to the document do you think wo	uld enhance the structure and subject?
5.	What deletions from the document could be made	le without affecting the overall usefulness?
6.	Is there any incorrect or misleading information (	what and where)?
7.	How would you improve this document?	