



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                   |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Active                                                                                                                                                            |
| Core Processor             | PIC                                                                                                                                                               |
| Core Size                  | 8-Bit                                                                                                                                                             |
| Speed                      | 10MHz                                                                                                                                                             |
| Connectivity               | I <sup>2</sup> C, SPI                                                                                                                                             |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                             |
| Number of I/O              | 16                                                                                                                                                                |
| Program Memory Size        | 3.5KB (2K x 14)                                                                                                                                                   |
| Program Memory Type        | FLASH                                                                                                                                                             |
| EEPROM Size                | 256 x 8                                                                                                                                                           |
| RAM Size                   | 256 x 8                                                                                                                                                           |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V                                                                                                                                                         |
| Data Converters            | A/D 5x10b                                                                                                                                                         |
| Oscillator Type            | Internal                                                                                                                                                          |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                 |
| Mounting Type              | Surface Mount                                                                                                                                                     |
| Package / Case             | 28-VQFN Exposed Pad                                                                                                                                               |
| Supplier Device Package    | 28-QFN (6x6)                                                                                                                                                      |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lf819-i-ml">https://www.e-xfl.com/product-detail/microchip-technology/pic16lf819-i-ml</a> |

DS39598F-page 11

# PIC16F818/819

## 2.2.2.3 INTCON Register

The INTCON register is a readable and writable register that contains various enable and flag bits for the TMR0 register overflow, RB port change and external RB0/INT pin interrupts.

**Note:** Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### REGISTER 2-3: INTCON: INTERRUPT CONTROL REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

| R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-0 | R/W-0  | R/W-0 | R/W-x |
|-------|-------|--------|-------|-------|--------|-------|-------|
| GIE   | PEIE  | TMR0IE | INTE  | RBIE  | TMR0IF | INTF  | RBIF  |
| bit 7 |       |        |       |       |        |       | bit 0 |

- bit 7 **GIE:** Global Interrupt Enable bit  
1 = Enables all unmasked interrupts  
0 = Disables all interrupts
- bit 6 **PEIE:** Peripheral Interrupt Enable bit  
1 = Enables all unmasked peripheral interrupts  
0 = Disables all peripheral interrupts
- bit 5 **TMR0IE:** TMR0 Overflow Interrupt Enable bit  
1 = Enables the TMR0 interrupt  
0 = Disables the TMR0 interrupt
- bit 4 **INTE:** RB0/INT External Interrupt Enable bit  
1 = Enables the RB0/INT external interrupt  
0 = Disables the RB0/INT external interrupt
- bit 3 **RBIE:** RB Port Change Interrupt Enable bit  
1 = Enables the RB port change interrupt  
0 = Disables the RB port change interrupt
- bit 2 **TMR0IF:** TMR0 Overflow Interrupt Flag bit  
1 = TMR0 register has overflowed (must be cleared in software)  
0 = TMR0 register did not overflow
- bit 1 **INTF:** RB0/INT External Interrupt Flag bit  
1 = The RB0/INT external interrupt occurred (must be cleared in software)  
0 = The RB0/INT external interrupt did not occur
- bit 0 **RBIF:** RB Port Change Interrupt Flag bit  
A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.  
1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)  
0 = None of the RB7:RB4 pins have changed state

#### Legend:

|                   |                  |                                            |
|-------------------|------------------|--------------------------------------------|
| R = Readable bit  | W = Writable bit | U = Unimplemented bit, read as '0'         |
| -n = Value at POR | '1' = Bit is set | '0' = Bit is cleared    x = Bit is unknown |

## 3.3 Reading Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available in the very next cycle in the EEDATA register; therefore, it can be read in the next instruction (see Example 3-1). EEDATA will hold this value until another read or until it is written to by the user (during a write operation).

The steps to reading the EEPROM data memory are:

1. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
2. Clear the EEPGD bit to point to EEPROM data memory.
3. Set the RD bit to start the read operation.
4. Read the data from the EEDATA register.

### EXAMPLE 3-1: DATA EEPROM READ

```
BANKSEL EEADR      ; Select Bank of EEADR
MOVF  ADDR, W      ;
MOVWF EEADR        ; Data Memory Address
                  ; to read
BANKSEL EECON1     ; Select Bank of EECON1
BCF   EECON1, EEPGD ; Point to Data memory
BSF   EECON1, RD    ; EE Read
BANKSEL EEDATA     ; Select Bank of EEDATA
MOVF  EEDATA, W     ; W = EEDATA
```

## 3.4 Writing to Data EEPROM Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDATA register. Then, the user must follow a specific write sequence to initiate the write for each byte.

The write will not initiate if the write sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment (see Example 3-2).

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times except when updating EEPROM. The WREN bit is not cleared by hardware

After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. EEIF must be cleared by software.

The steps to write to EEPROM data memory are:

1. If step 10 is not implemented, check the WR bit to see if a write is in progress.
2. Write the address to EEADR. Make sure that the address is not larger than the memory size of the device.
3. Write the 8-bit data value to be programmed in the EEDATA register.
4. Clear the EEPGD bit to point to EEPROM data memory.
5. Set the WREN bit to enable program operations.
6. Disable interrupts (if enabled).
7. Execute the special five instruction sequence:
  - Write 55h to EECON2 in two steps (first to W, then to EECON2)
  - Write AAh to EECON2 in two steps (first to W, then to EECON2)
  - Set the WR bit
8. Enable interrupts (if using interrupts).
9. Clear the WREN bit to disable program operations.
10. At the completion of the write cycle, the WR bit is cleared and the EEIF interrupt flag bit is set (EEIF must be cleared by firmware). If step 1 is not implemented, then firmware should check for EEIF to be set, or WR to be clear, to indicate the end of the program cycle.

### EXAMPLE 3-2: DATA EEPROM WRITE

```
BANKSEL EECON1     ; Select Bank of
                  ; EECON1
BTFSC EECON1, WR    ; Wait for write
GOTO  $-1          ; to complete
BANKSEL EEADR      ; Select Bank of
                  ; EEADR
MOVF  ADDR, W      ;
MOVWF EEADR        ; Data Memory
                  ; Address to write
MOVF  VALUE, W     ;
MOVWF EEDATA       ; Data Memory Value
                  ; to write
BANKSEL EECON1     ; Select Bank of
                  ; EECON1
BCF   EECON1, EEPGD ; Point to DATA
                  ; memory
BSF   EECON1, WREN  ; Enable writes

BCF   INTCON, GIE   ; Disable INTs.
MOVLW 55h          ;
MOVWF EECON2        ; Write 55h
MOVLW AAh          ;
MOVWF EECON2        ; Write AAh
BSF   EECON1, WR    ; Set WR bit to
                  ; begin write
BSF   INTCON, GIE   ; Enable INTs.
BCF   EECON1, WREN  ; Disable writes
```

## 6.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt-on-overflow from FFh to 00h
- Edge select for external clock

Additional information on the Timer0 module is available in the “PIC® Mid-Range MCU Family Reference Manual” (DS33023).

Figure 6-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

### 6.1 Timer0 Operation

Timer0 operation is controlled through the OPTION\_REG register (see Register 2-2). Timer mode is selected by clearing bit T0CS (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.


Counter mode is selected by setting bit T0CS (OPTION\_REG<5>). In Counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/AN4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (OPTION\_REG<4>). Clearing bit T0SE selects the rising edge. Restrictions on the external clock input are discussed in detail in **Section 6.3 “Using Timer0 with an External Clock”**.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler is not readable or writable. **Section 6.4 “Prescaler”** details the operation of the prescaler.

### 6.2 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit, TMR0IF (INTCON<2>). The interrupt can be masked by clearing bit, TMR0IE (INTCON<5>). Bit TMR0IF must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from Sleep since the timer is shut-off during Sleep.

**FIGURE 6-1: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER**



# PIC16F818/819

---

NOTES:

# PIC16F818/819

## 7.2 Timer1 Operation in Timer Mode

Timer mode is selected by clearing the TMR1CS (T1CON<1>) bit. In this mode, the input clock to the timer is  $F_{osc}/4$ . The synchronize control bit, T1SYNC (T1CON<2>), has no effect since the internal clock is always in sync.

## 7.3 Timer1 Counter Operation

Timer1 may operate in Asynchronous or Synchronous mode depending on the setting of the TMR1CS bit.

When Timer1 is being incremented via an external source, increments occur on a rising edge. After Timer1 is enabled in Counter mode, the module must first have a falling edge before the counter begins to increment.

## 7.4 Timer1 Operation in Synchronized Counter Mode

Counter mode is selected by setting bit TMR1CS. In this mode, the timer increments on every rising edge of clock input on pin RB7/T1OSI/PGD when bit T1OSCEN is set, or on pin RB6/T1OSO/T1CKI/PGC when bit T1OSCEN is cleared.

If T1SYNC is cleared, then the external clock input is synchronized with internal phase clocks. The synchronization is done after the prescaler stage. The prescaler stage is an asynchronous ripple counter.

In this configuration, during Sleep mode, Timer1 will not increment even if the external clock is present, since the synchronization circuit is shut-off. The prescaler, however, will continue to increment.

FIGURE 7-1: TIMER1 INCREMENTING EDGE





FIGURE 7-2: TIMER1 BLOCK DIAGRAM



## 7.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator, rated up to 32.768 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. The circuit for a typical LP oscillator is shown in Figure 7-3. Table 7-1 shows the capacitor selection for the Timer1 oscillator.


The user must provide a software time delay to ensure proper oscillator start-up.

**Note:** The Timer1 oscillator shares the T1OSI and T1OSO pins with the PGD and PGC pins used for programming and debugging.

When using the Timer1 oscillator, In-Circuit Serial Programming™ (ICSP™) may not function correctly (high-voltage or low-voltage) or the In-Circuit Debugger (ICD) may not communicate with the controller. As a result of using either ICSP or ICD, the Timer1 crystal may be damaged.

If ICSP or ICD operations are required, the crystal should be disconnected from the circuit (disconnect either lead) or installed after programming. The oscillator loading capacitors may remain in-circuit during ICSP or ICD operation.

**FIGURE 7-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR**



**TABLE 7-1: CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR**

| Osc Type | Freq   | C1    | C2    |
|----------|--------|-------|-------|
| LP       | 32 kHz | 33 pF | 33 pF |

**Note 1:** Microchip suggests this value as a starting point in validating the oscillator circuit.

**2:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.

**3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

**4:** Capacitor values are for design guidance only.


## 7.7 Timer1 Oscillator Layout Considerations

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 7-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the oscillator, a grounded guard ring around the oscillator circuit, as shown in Figure 7-4, may be helpful when used on a single-sided PCB or in addition to a ground plane.

**FIGURE 7-4: OSCILLATOR CIRCUIT WITH GROUNDED GUARD RING**



# PIC16F818/819

## REGISTER 8-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

|       |         |         |         |         |        |         |         |
|-------|---------|---------|---------|---------|--------|---------|---------|
| U-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0   | R/W-0  | R/W-0   | R/W-0   |
| —     | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 |         |         |         |         |        |         | bit 0   |

- bit 7 **Unimplemented:** Read as '0'
- bit 6-3 **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits  
 0000 = 1:1 Postscale  
 0001 = 1:2 Postscale  
 0010 = 1:3 Postscale  
 •  
 •  
 •  
 1111 = 1:16 Postscale
- bit 2 **TMR2ON:** Timer2 On bit  
 1 = Timer2 is on  
 0 = Timer2 is off
- bit 1-0 **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits  
 00 = Prescaler is 1  
 01 = Prescaler is 4  
 1x = Prescaler is 16

### Legend:

R = Readable bit      W = Writable bit      U = Unimplemented bit, read as '0'  
 -n = Value at POR      '1' = Bit is set      '0' = Bit is cleared      x = Bit is unknown

**TABLE 8-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

| Address              | Name   | Bit 7                  | Bit 6   | Bit 5   | Bit 4   | Bit 3   | Bit 2  | Bit 1   | Bit 0   | Value on POR, BOR | Value on all other Resets |
|----------------------|--------|------------------------|---------|---------|---------|---------|--------|---------|---------|-------------------|---------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON | GIE                    | PEIE    | TMR0IE  | INTE    | RBIE    | TMR0IF | INTF    | RBIF    | 0000 000x         | 0000 000u                 |
| 0Ch                  | PIR1   | —                      | ADIF    | —       | —       | SSPIF   | CCP1IF | TMR2IF  | TMR1IF  | -0-- 0000         | -0-- 0000                 |
| 8Ch                  | PIE1   | —                      | ADIE    | —       | —       | SSPIE   | CCP1IE | TMR2IE  | TMR1IE  | -0-- 0000         | -0-- 0000                 |
| 11h                  | TMR2   | Timer2 Module Register |         |         |         |         |        |         |         | 0000 0000         | 0000 0000                 |
| 12h                  | T2CON  | —                      | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 0000         | -000 0000                 |
| 92h                  | PR2    | Timer2 Period Register |         |         |         |         |        |         |         | 1111 1111         | 1111 1111                 |

**Legend:** x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

## 10.3.2 MASTER MODE OPERATION

Master mode operation is supported in firmware using interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when the P bit is set or the bus is Idle and both the S and P bits are clear.

In Master mode operation, the SCL and SDA lines are manipulated in firmware by clearing the corresponding TRISB<4,1> bit(s). The output level is always low, irrespective of the value(s) in PORTB<4,1>. So when transmitting data, a '1' data bit must have the TRISB<1> bit set (input) and a '0' data bit must have the TRISB<1> bit cleared (output). The same scenario is true for the SCL line with the TRISB<4> bit. Pull-up resistors must be provided externally to the SCL and SDA pins for proper operation of the I<sup>2</sup>C module.

The following events will cause the SSP Interrupt Flag bit, SSPIF, to be set (SSP interrupt if enabled):

- Start condition
- Stop condition
- Data transfer byte transmitted/received

Master mode operation can be done with either the Slave mode Idle (SSPM3:SSPM0 = 1011) or with the Slave mode active. When both Master mode operation and Slave modes are used, the software needs to differentiate the source(s) of the interrupt.

For more information on Master mode operation, see AN554, "Software Implementation of I<sup>2</sup>C™ Bus Master" (DS00554).

## 10.3.3 MULTI-MASTER MODE OPERATION

In Multi-Master mode operation, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the SSP module is disabled. The Stop (P) and Start (S) bits will toggle based on the Start and Stop conditions. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set or the bus is Idle and both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In Multi-Master mode operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISB<4,1>). There are two stages where this arbitration can be lost:

- Address Transfer
- Data Transfer

When the slave logic is enabled, the Slave device continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed, an ACK pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to retransfer the data at a later time.

For more information on Multi-Master mode operation, see AN578, "Use of the SSP Module in the I<sup>2</sup>C™ Multi-Master Environment" (DS00578).

**TABLE 10-3: REGISTERS ASSOCIATED WITH I<sup>2</sup>C™ OPERATION**

| Address              | Name    | Bit 7                                                             | Bit 6              | Bit 5  | Bit 4 | Bit 3 | Bit 2  | Bit 1  | Bit 0  | Value on POR, BOR | Value on all other Resets |
|----------------------|---------|-------------------------------------------------------------------|--------------------|--------|-------|-------|--------|--------|--------|-------------------|---------------------------|
| 0Bh, 8Bh, 10Bh, 18Bh | INTCON  | GIE                                                               | PEIE               | TMR0IE | INTE  | RBIE  | TMR0IF | INTF   | RBIF   | 0000 000x         | 0000 000u                 |
| 0Ch                  | PIR1    | —                                                                 | ADIF               | —      | —     | SSPIF | CCP1IF | TMR2IF | TMR1IF | -0-- 0000         | -0-- 0000                 |
| 8Ch                  | PIE1    | —                                                                 | ADIE               | —      | —     | SSPIE | CCP1IE | TMR2IE | TMR1IE | -0-- 0000         | -0-- 0000                 |
| 13h                  | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register          |                    |        |       |       |        |        |        | xxxx xxxx         | uuuu uuuu                 |
| 93h                  | SSPADD  | Synchronous Serial Port (I <sup>2</sup> C™ mode) Address Register |                    |        |       |       |        |        |        | 0000 0000         | 0000 0000                 |
| 14h                  | SSPCON  | WCOL                                                              | SSPOV              | SSPEN  | CKP   | SSPM3 | SSPM2  | SSPM1  | SSPM0  | 0000 0000         | 0000 0000                 |
| 94h                  | SSPSTAT | SMP <sup>(1)</sup>                                                | CKE <sup>(1)</sup> | D/A    | P     | S     | R/W    | UA     | BF     | 0000 0000         | 0000 0000                 |
| 86h                  | TRISB   | PORTB Data Direction Register                                     |                    |        |       |       |        |        |        | 1111 1111         | 1111 1111                 |

**Legend:** x = unknown, u = unchanged, - = unimplemented locations read as '0'.  
Shaded cells are not used by SSP module in SPI mode.

**Note 1:** Maintain these bits clear in I<sup>2</sup>C mode.

# PIC16F818/819

## 11.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-2. The source impedance ( $R_s$ ) and the internal sampling switch ( $R_{ss}$ ) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch ( $R_{ss}$ ) impedance varies over the device voltage ( $V_{DD}$ ), see Figure 11-2. **The maximum recommended impedance for analog sources is 2.5 k $\Omega$ .** As the impedance is decreased, the acquisition time may be decreased.

After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 11-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.


To calculate the minimum acquisition time,  $T_{ACQ}$ , see the "PIC® Mid-Range MCU Family Reference Manual" (DS33023).

### EQUATION 11-1: ACQUISITION TIME

$$\begin{aligned}
 T_{ACQ} &= \text{Amplifier Settling Time} + \text{Hold Capacitor Charging Time} + \text{Temperature Coefficient} \\
 &= T_{AMP} + T_C + T_{COFF} \\
 &= 2 \mu s + T_C + [( \text{Temperature} - 25^\circ\text{C} )(0.05 \mu s/^\circ\text{C})] \\
 T_C &= CHOLD (R_{IC} + R_{SS} + R_s) \ln(1/2047) \\
 &= -120 \text{ pF} (1 \text{ k}\Omega + 7 \text{ k}\Omega + 10 \text{ k}\Omega) \ln(0.0004885) \\
 &= 16.47 \mu s \\
 T_{ACQ} &= 2 \mu s + 16.47 \mu s + [(50^\circ\text{C} - 25^\circ\text{C})(0.05 \mu s/^\circ\text{C})] \\
 &= 19.72 \mu s
 \end{aligned}$$

- Note 1:** The reference voltage ( $V_{REF}$ ) has no effect on the equation since it cancels itself out.
- 2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- 3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.
- 4:** After a conversion has completed, a 2.0  $T_{AD}$  delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

FIGURE 11-2: ANALOG INPUT MODEL



## 11.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as  $T_{AD}$ . The A/D conversion requires 9.0  $T_{AD}$  per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for  $T_{AD}$  are:

- 2  $T_{OSC}$
- 4  $T_{OSC}$
- 8  $T_{OSC}$
- 16  $T_{OSC}$
- 32  $T_{OSC}$
- 64  $T_{OSC}$
- Internal A/D module RC oscillator (2-6  $\mu s$ )

For correct A/D conversions, the A/D conversion clock ( $T_{AD}$ ) must be selected to ensure a minimum  $T_{AD}$  time as small as possible, but no less than 1.6  $\mu s$  and not greater than 6.4  $\mu s$ .

Table 11-1 shows the resultant  $T_{AD}$  times derived from the device operating frequencies and the A/D clock source selected.

## 11.3 Configuring Analog Port Pins

The ADCON1 and TRISA registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level ( $V_{OH}$  or  $V_{OL}$ ) will be converted.

The A/D operation is independent of the state of the CHS<2:0> bits and the TRIS bits.

**Note 1:** When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.

**2:** Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current out of the device specification.

**TABLE 11-1:  $T_{AD}$  vs. MAXIMUM DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (F))**

| Operation             | AD Clock Source ( $T_{AD}$ ) |           | Maximum Device Frequency |
|-----------------------|------------------------------|-----------|--------------------------|
|                       | ADCS<2>                      | ADCS<1:0> |                          |
| 2 $T_{OSC}$           | 0                            | 00        | 1.25 MHz                 |
| 4 $T_{OSC}$           | 1                            | 00        | 2.5 MHz                  |
| 8 $T_{OSC}$           | 0                            | 01        | 5 MHz                    |
| 16 $T_{OSC}$          | 1                            | 01        | 10 MHz                   |
| 32 $T_{OSC}$          | 0                            | 10        | 20 MHz                   |
| 64 $T_{OSC}$          | 1                            | 10        | 20 MHz                   |
| RC <sup>(1,2,3)</sup> | X                            | 11        | (Note 1)                 |

**Note 1:** The RC source has a typical  $T_{AD}$  time of 4  $\mu s$  but can vary between 2-6  $\mu s$ .

**2:** When the device frequencies are greater than 1 MHz, the RC A/D conversion clock source is only recommended for Sleep operation.

**3:** For extended voltage devices (LF), please refer to **Section 15.0 “Electrical Characteristics”**.

# PIC16F818/819

**TABLE 12-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS**

| Register   | Power-on Reset,<br>Brown-out Reset | MCLR Reset,<br>WDT Reset | Wake-up via WDT or<br>Interrupt |
|------------|------------------------------------|--------------------------|---------------------------------|
| W          | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| INDF       | N/A                                | N/A                      | N/A                             |
| TMR0       | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| PCL        | 0000h                              | 0000h                    | PC + 1 <sup>(2)</sup>           |
| STATUS     | 0001 1xxx                          | 000q quuu <sup>(3)</sup> | uuuq quuu <sup>(3)</sup>        |
| FSR        | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| PORTA      | xxx0 0000                          | uuu0 0000                | uuuu uuuu                       |
| PORTB      | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| PCLATH     | ---0 0000                          | ---0 0000                | ---u uuuu                       |
| INTCON     | 0000 000x                          | 0000 000u                | uuuu uuuu <sup>(1)</sup>        |
| PIR1       | -0-- 0000                          | -0-- 0000                | -u-- uuuu <sup>(1)</sup>        |
| PIR2       | ---0 ----                          | ---0 ----                | ---u ---- <sup>(1)</sup>        |
| TMR1L      | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| TMR1H      | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| T1CON      | --00 0000                          | --uu uuuu                | --uu uuuu                       |
| TMR2       | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| T2CON      | -000 0000                          | -000 0000                | -uuu uuuu                       |
| SSPBUF     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| SSPCON     | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| CCPR1L     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| CCPR1H     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| CCP1CON    | --00 0000                          | --00 0000                | --uu uuuu                       |
| ADRESH     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| ADCON0     | 0000 00-0                          | 0000 00-0                | uuuu uu-u                       |
| OPTION_REG | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| TRISA      | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| TRISB      | 1111 1111                          | 1111 1111                | uuuu uuuu                       |
| PIE1       | -0-- 0000                          | -0-- 0000                | -u-- uuuu                       |
| PIE2       | ---0 ----                          | ---0 ----                | ---u ----                       |
| PCON       | ---- -qqr                          | ---- -uu                 | ---- -uu                        |
| OSCCON     | -000 -0--                          | -000 -0--                | -uuu -u--                       |
| OSCTUNE    | --00 0000                          | --00 0000                | --uu uuuu                       |
| PR2        | 1111 1111                          | 1111 1111                | 1111 1111                       |
| SSPADD     | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| SSPSTAT    | 0000 0000                          | 0000 0000                | uuuu uuuu                       |
| ADRESL     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| ADCON1     | 00-- 0000                          | 00-- 0000                | uu-- uuuu                       |
| EEDATA     | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| EEADR      | xxxx xxxx                          | uuuu uuuu                | uuuu uuuu                       |
| EEDATH     | --xx xxxx                          | --uu uuuu                | --uu uuuu                       |
| EEADRH     | ---- -xxx                          | ---- -uuu                | ---- -uuu                       |
| EECON1     | x--x x000                          | u--x u000                | u--u uuuu                       |
| EECON2     | ---- ----                          | ---- ----                | ---- ----                       |

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

**Note 1:** One or more bits in INTCON, PIR1 and PR2 will be affected (to cause wake-up).

**2:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

**3:** See Table 12-3 for Reset value for specific conditions.

# PIC16F818/819

## 12.12 Watchdog Timer (WDT)

For PIC16F818/819 devices, the WDT is driven by the INTRC oscillator. When the WDT is enabled, the INTRC (31.25 kHz) oscillator is enabled. The nominal WDT period is 16 ms and has the same accuracy as the INTRC oscillator.

During normal operation, a WDT time-out generates a device Reset (Watchdog Timer Reset). If the device is in Sleep mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer wake-up). The TO bit in the Status register will be cleared upon a Watchdog Timer time-out.


The WDT can be permanently disabled by clearing configuration bit, WDTEN (see **Section 12.1 “Configuration Bits”**).

WDT time-out period values may be found in **Section 15.0 “Electrical Characteristics”** under parameter #31. Values for the WDT prescaler (actually a postscaler but shared with the Timer0 prescaler) may be assigned using the OPTION\_REG register.

**Note 1:** The CLRWDT and SLEEP instructions clear the WDT and the postscaler if assigned to the WDT and prevent it from timing out and generating a device Reset condition.

**2:** When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared but the prescaler assignment is not changed.

**FIGURE 12-8: WATCHDOG TIMER BLOCK DIAGRAM**



**TABLE 12-5: SUMMARY OF WATCHDOG TIMER REGISTERS**

| Address  | Name                              | Bit 7                    | Bit 6  | Bit 5 | Bit 4 | Bit 3                                        | Bit 2 | Bit 1 | Bit 0 |
|----------|-----------------------------------|--------------------------|--------|-------|-------|----------------------------------------------|-------|-------|-------|
| 81h,181h | OPTION_REG                        | $\overline{\text{RBPU}}$ | INTEDG | T0CS  | T0SE  | PSA                                          | PS2   | PS1   | PS0   |
| 2007h    | Configuration bits <sup>(1)</sup> | LVP                      | BOREN  | MCLRE | FOSC2 | $\overline{\text{PWRTE}}\overline{\text{N}}$ | WDTEN | FOSC1 | FOSC0 |

**Legend:** Shaded cells are not used by the Watchdog Timer.

**Note 1:** See Register 12-1 for operation of these bits.

# PIC16F818/819

---

## **SUBLW      Subtract W from Literal**

Syntax:      *[label]*    SUBLW   *k*

Operands:     $0 \leq k \leq 255$

Operation:     $k - (W) \rightarrow (W)$

Status Affected: C, DC, Z

Description:    The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

---

## **XORLW      Exclusive OR Literal with W**

Syntax:      *[label]*    XORLW   *k*

Operands:     $0 \leq k \leq 255$

Operation:     $(W) .XOR. k \rightarrow (W)$

Status Affected: Z

Description:    The contents of the W register are XORed with the eight-bit literal 'k'. The result is placed in the W register.

---

## **SUBWF      Subtract W from f**

Syntax:      *[label]*    SUBWF   *f,d*

Operands:     $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation:     $(f) - (W) \rightarrow (\text{destination})$

Status Affected: C, DC, Z

Description:    Subtract (2's complement method) W register from register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

---

## **XORWF      Exclusive OR W with f**

Syntax:      *[label]*    XORWF   *f,d*

Operands:     $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation:     $(W) .XOR. (f) \rightarrow (\text{destination})$

Status Affected: Z

Description:    Exclusive OR the contents of the W register with register 'f'. If 'd' = 0, the result is stored in the W register. If 'd' = 1, the result is stored back in register 'f'.

---

## **SWAPF      Swap Nibbles in f**

Syntax:      *[label]*    SWAPF *f,d*

Operands:     $0 \leq f \leq 127$   
 $d \in [0,1]$

Operation:     $(f<3:0>) \rightarrow (\text{destination}<7:4>),$   
 $(f<7:4>) \rightarrow (\text{destination}<3:0>)$

Status Affected: None

Description:    The upper and lower nibbles of register 'f' are exchanged. If 'd' = 0, the result is placed in W register. If 'd' = 1, the result is placed in register 'f'.

## 14.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

## 14.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, pre-processor, and one-step driver, and can run on multiple platforms.

## 14.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

## 14.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:


- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

## 14.6 MPLAB Assembler, Linker and Librarian for Various Device Families


MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

**FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING**



**FIGURE 15-7: BROWN-OUT RESET TIMING**



**TABLE 15-3: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS**


| Param No. | Symbol | Characteristic                                           | Min  | Typ†      | Max  | Units | Conditions               |
|-----------|--------|----------------------------------------------------------|------|-----------|------|-------|--------------------------|
| 30        | TMCL   | MCLR Pulse Width (Low)                                   | 2    | —         | —    | μs    | VDD = 5V, -40°C to +85°C |
| 31*       | TWDT   | Watchdog Timer Time-out Period (no prescaler)            | 13.6 | 16        | 18.4 | ms    | VDD = 5V, -40°C to +85°C |
| 32        | TOST   | Oscillation Start-up Timer Period                        | —    | 1024 TOSC | —    | —     | TOSC = OSC1 period       |
| 33*       | TPWRT  | Power-up Timer Period                                    | 61.2 | 72        | 82.8 | ms    | VDD = 5V, -40°C to +85°C |
| 34        | TIOZ   | I/O High-Impedance from MCLR Low or Watchdog Timer Reset | —    | —         | 2.1  | μs    |                          |
| 35        | TBOR   | Brown-out Reset Pulse Width                              | 100  | —         | —    | μs    | VDD ≤ VBOR (D005)        |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16F818/819

**FIGURE 15-8: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS**



**TABLE 15-4: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS**

| Param No. | Symbol         | Characteristic                                    |                                                                                     |                                           | Min                                       | Typ† | Max    | Units  | Conditions                          |
|-----------|----------------|---------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------|-------------------------------------------|------|--------|--------|-------------------------------------|
| 40*       | Tτ0H           | T0CKI High Pulse Width                            |                                                                                     | No Prescaler                              | 0.5 Tcy + 20                              | —    | —      | ns     | Must also meet parameter 42         |
|           | With Prescaler |                                                   |                                                                                     | 10                                        | —                                         | —    | ns     |        |                                     |
| 41*       | Tτ0L           | T0CKI Low Pulse Width                             |                                                                                     | No Prescaler                              | 0.5 Tcy + 20                              | —    | —      | ns     | Must also meet parameter 42         |
|           | With Prescaler |                                                   |                                                                                     | 10                                        | —                                         | —    | ns     |        |                                     |
| 42*       | Tτ0P           | T0CKI Period                                      |                                                                                     | No Prescaler                              | Tcy + 40                                  | —    | —      | ns     | N = prescale value (2, 4, ..., 256) |
|           | With Prescaler |                                                   |                                                                                     | Greater of:<br>20 or $\frac{Tcy + 40}{N}$ | —                                         | —    | ns     |        |                                     |
| 45*       | Tτ1H           | T1CKI High Time                                   | Synchronous, Prescaler = 1                                                          |                                           | 0.5 Tcy + 20                              | —    | —      | ns     | Must also meet parameter 47         |
|           |                |                                                   | Synchronous, Prescaler = 2,4,8                                                      | PIC16F818/819                             | 15                                        | —    | —      | ns     |                                     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | 25                                        | —    | —      | ns     |                                     |
|           |                |                                                   | Asynchronous                                                                        | PIC16F818/819                             | 30                                        | —    | —      | ns     |                                     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | 50                                        | —    | —      | ns     |                                     |
| 46*       | Tτ1L           | T1CKI Low Time                                    | Synchronous, Prescaler = 1                                                          |                                           | 0.5 Tcy + 20                              | —    | —      | ns     | Must also meet parameter 47         |
|           |                |                                                   | Synchronous, Prescaler = 2,4,8                                                      | PIC16F818/819                             | 15                                        | —    | —      | ns     |                                     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | 25                                        | —    | —      | ns     |                                     |
|           |                |                                                   | Asynchronous                                                                        | PIC16F818/819                             | 30                                        | —    | —      | ns     |                                     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | 50                                        | —    | —      | ns     |                                     |
| 47*       | Tτ1P           | T1CKI Input Period                                | Synchronous                                                                         | PIC16F818/819                             | Greater of:<br>30 or $\frac{Tcy + 40}{N}$ | —    | —      | ns     | N = prescale value (1, 2, 4, 8)     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | Greater of:<br>50 or $\frac{Tcy + 40}{N}$ |      |        |        | N = prescale value (1, 2, 4, 8)     |
|           |                |                                                   | Asynchronous                                                                        | PIC16F818/819                             | 60                                        | —    | —      | ns     |                                     |
|           |                |                                                   |                                                                                     | PIC16LF818/819                            | 100                                       | —    | —      | ns     |                                     |
|           | Fτ1            |                                                   | Timer1 Oscillator Input Frequency Range (Oscillator enabled by setting bit T1OSCEN) |                                           |                                           | DC   | —      | 32.768 | kHz                                 |
| 48        | TCKEZTMR1      | Delay from External Clock Edge to Timer Increment |                                                                                     |                                           | 2 Tosc                                    | —    | 7 Tosc | —      |                                     |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**TABLE 15-7: I<sup>2</sup>C™ BUS START/STOP BITS REQUIREMENTS**

| Param No. | Symbol  | Characteristic             |              | Min  | Typ | Max | Units | Conditions                                            |
|-----------|---------|----------------------------|--------------|------|-----|-----|-------|-------------------------------------------------------|
| 90*       | TSU:STA | Start Condition Setup Time | 100 kHz mode | 4700 | —   | —   | ns    | Only relevant for Repeated Start condition            |
|           |         |                            | 400 kHz mode | 600  | —   | —   |       |                                                       |
| 91*       | THD:STA | Start Condition Hold Time  | 100 kHz mode | 4000 | —   | —   | ns    | After this period, the first clock pulse is generated |
|           |         |                            | 400 kHz mode | 600  | —   | —   |       |                                                       |
| 92*       | TSU:STO | Stop Condition Setup Time  | 100 kHz mode | 4700 | —   | —   | ns    |                                                       |
|           |         |                            | 400 kHz mode | 600  | —   | —   |       |                                                       |
| 93        | THD:STO | Stop Condition Hold Time   | 100 kHz mode | 4000 | —   | —   | ns    |                                                       |
|           |         |                            | 400 kHz mode | 600  | —   | —   |       |                                                       |

\* These parameters are characterized but not tested.

**FIGURE 15-15: I<sup>2</sup>C™ BUS DATA TIMING**




FIGURE 16-23: MINIMUM AND MAXIMUM VIN vs. VDD (I<sup>2</sup>C™ INPUT, -40°C TO +125°C)




FIGURE 16-24: A/D NONLINEARITY vs. VREFH ( $V_{DD} = V_{REFH}$ , -40°C TO +125°C)

