

Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |  |
|----------------------------|--|
| Product Status             | Active   |
| Core Processor             | ARM® Cortex®-M0+   |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 40MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                    |
| Peripherals                | LVD, PWM, WDT  |
| Number of I/O              | 28   |
| Program Memory Size        | 16KB (16K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 256 x 8  |
| RAM Size                   | 2K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 5.5V  |
| Data Converters            | A/D 16x12b; D/A 2x6b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 105°C (TA)   |
| Mounting Type              | Surface Mount, Wettable Flank  |
| Package / Case             | 32-VFQFN Exposed Pad   |
| Supplier Device Package    | 32-HVQFN (5x5)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z16vfm4 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### • Timers

- One 6-channel FlexTimer/PWM (FTM)
- Two 2-channel FlexTimer/PWM (FTM)
- One 2-channel periodic interrupt timer (PIT)
- One real-time clock (RTC)

### • Communication interfaces

- Two SPI modules (SPI)
- Up to three UART modules (UART)
- One I2C module (I2C)

### · Package options

- 64-pin QFP/LQFP
- 44-pin LQFP
- 32-pin LQFP
- 32-pin QFN

| Field | Description                 | Values   |
|-------|-----------------------------|--|
| Т     | Temperature range (°C)      | • V = -40 to 105   |
| PP    | Package identifier          | <ul> <li>LC = 32 LQFP (7 mm x 7 mm)</li> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>LD = 44 LQFP (10 mm x 10 mm)</li> <li>QH = 64 QFP (14 mm x 14 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | • 4 = 40 MHz   |
| N     | Packaging type              | <ul><li>R = Tape and reel</li><li>(Blank) = Trays</li></ul>  |

# 2.4 Example

This is an example part number:

MKE02Z64VQH4

### 3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

| Р | Those parameters are guaranteed during production testing on each individual device.   |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.  |
| Т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations.  |

### **NOTE**

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

# 4 Ratings

# 4.1 Thermal handling ratings

| Symbol           | Description                   | Min.        | Max. | Unit | Notes |
|------------------|-------------------------------|-------------|------|------|-------|
| T <sub>STG</sub> | Storage temperature           | <b>-</b> 55 | 150  | °C   | 1     |
| T <sub>SDR</sub> | Solder temperature, lead-free | _           | 260  | °C   | 2     |

- 1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
- 2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.2 Moisture handling ratings

| Symbol | Description                | Min. | Max. | Unit | Notes |
|--------|----------------------------|------|------|------|-------|
| MSL    | Moisture sensitivity level | 1    | 3    |      | 1     |

Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

# 4.3 ESD handling ratings

| Symbol           | Description   | Min.  | Max.  | Unit | Notes |
|------------------|---|-------|-------|------|-------|
| V <sub>HBM</sub> | Electrostatic discharge voltage, human body model     | -6000 | +6000 | V    | 1     |
| V <sub>CDM</sub> | Electrostatic discharge voltage, charged-device model | -500  | +500  | V    | 2     |
| I <sub>LAT</sub> | Latch-up current at ambient temperature of 125°C      | -100  | +100  | mA   | 3     |

- Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
- 2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass ±100 mA I-test with I<sub>DD</sub> current limit at 800 mA.
  - I/O pins pass +60/-100 mA I-test with I<sub>DD</sub> current limit at 1000 mA.
  - Supply groups pass 1.5 V<sub>ccmax</sub>.
  - RESET pin was only tested with negative I-test due to product conditioning requirement.

# 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

**Symbol Description** Min. Unit Max. ٧  $V_{DD}$ Digital supply voltage 6.0 -0.3120  $I_{DD}$ Maximum current into V<sub>DD</sub> mΑ  $V_{DD} + 0.3^{1}$ ٧  $V_{IN}$ Input voltage except true open drain pins -0.3-0.3Input voltage of true open drain pins -25 25  $I_D$ Instantaneous maximum current single pin limit (applies to all mΑ port pins)  $V_{DDA}$ Analog supply voltage  $V_{DD} - 0.3$  $V_{DD} + 0.3$ V

Table 2. Voltage and current operating ratings

### 5 General

# 5.1 Nonswitching electrical specifications

### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3. DC characteristics

|   | Symbol | С | Descriptions      |   | Min | Typical <sup>1</sup> | Max | Unit |
|---|--------|---|-------------------|---|-----|----------------------|-----|------|
| Ī | _      | _ | Operating voltage | _ | 2.7 | _                    | 5.5 | V    |

Table continues on the next page...

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

<sup>1.</sup> Maximum rating of V<sub>DD</sub> also applies to V<sub>IN</sub>.


### Nonswitching electrical specifications

Table 3. DC characteristics (continued)

| Symbol                       | С |   | Descriptions  |   | Min                    | Typical <sup>1</sup> | Max                       | Unit |
|------------------------------|---|---|---|---|------------------------|----------------------|---------------------------|------|
| V <sub>OH</sub>              | Р | Output  | All I/O pins, except PTA2   | 5 V, I <sub>load</sub> = -5 mA                          | V <sub>DD</sub> – 0.8  | _                    | _                         | V    |
|                              | С | high<br>voltage                                       | and PTA3, standard-<br>drive strength   | 3 V, $I_{load} = -2.5 \text{ mA}$                       | V <sub>DD</sub> – 0.8  | _                    | _                         | V    |
|                              | Р |   | High current drive pins,  | 5 V, $I_{load} = -20 \text{ mA}$                        | $V_{DD} - 0.8$         | _                    | _                         | V    |
|                              | С |   | high-drive strength <sup>2</sup>  | $3 \text{ V}, \text{ I}_{\text{load}} = -10 \text{ mA}$ | $V_{DD} - 0.8$         | _                    | _                         | V    |
| I <sub>OHT</sub>             | D | Output  | Max total I <sub>OH</sub> for all ports   | 5 V   | _                      | _                    | -100                      | mA   |
|                              |   | high<br>current                                       |   | 3 V   | _                      | _                    | -60                       |      |
| V <sub>OL</sub>              | Р | Output  | All I/O pins, standard-   | 5 V, I <sub>load</sub> = 5 mA                           | _                      | _                    | 8.0                       | V    |
|                              | С | low<br>voltage  | drive strength  | 3 V, $I_{load} = 2.5 \text{ mA}$                        | _                      | _                    | 8.0                       | V    |
|                              | Р |   | High current drive pins,  | 5 V, I <sub>load</sub> =20 mA                           | <u> </u>               | _                    | 8.0                       | V    |
|                              | С |   | high-drive strength <sup>2</sup>  | $3 \text{ V}, I_{load} = 10 \text{ mA}$                 | _                      | _                    | 8.0                       | V    |
| I <sub>OLT</sub>             | D | Output  | Max total I <sub>OL</sub> for all ports   | 5 V   | <u> </u>               | _                    | 100                       | mA   |
|                              |   | low<br>current  |   | 3 V   | _                      | _                    | 60                        |      |
| V <sub>IH</sub>              | Р | Input   | All digital inputs  | 4.5≤V <sub>DD</sub> <5.5 V                              | $0.65 \times V_{DD}$   | _                    | _                         | ٧    |
|                              |   | high<br>voltage                                       |   | 2.7≤V <sub>DD</sub> <4.5 V                              | $0.70 \times V_{DD}$   | _                    | _                         |      |
| V <sub>IL</sub>              | Р | Input low voltage                                     | All digital inputs  | 4.5≤V <sub>DD</sub> <5.5 V                              | _                      | _                    | 0.35 ×<br>V <sub>DD</sub> | V    |
|                              |   |   |   | 2.7≤V <sub>DD</sub> <4.5 V                              | _                      | _                    | 0.30 ×<br>V <sub>DD</sub> |      |
| V <sub>hys</sub>             | С | Input<br>hysteresi<br>s                               | All digital inputs  | _   | 0.06 × V <sub>DD</sub> | _                    | _                         | mV   |
| II <sub>In</sub> I           | Р | Input<br>leakage<br>current                           | Per pin (pins in high impedance input mode)                                       | $V_{IN} = V_{DD}$ or $V_{SS}$                           | _                      | 0.1                  | 1                         | μΑ   |
| II <sub>INTOT</sub> I        | С | Total<br>leakage<br>combine<br>d for all<br>port pins | Pins in high impedance input mode   | $V_{IN} = V_{DD}$ or $V_{SS}$                           | _                      | _                    | 2                         | μА   |
| R <sub>PU</sub>              | Р | Pullup<br>resistors                                   | All digital inputs, when<br>enabled (all I/O pins<br>other than PTA2 and<br>PTA3) | _   | 30.0                   | _                    | 50.0                      | kΩ   |
| R <sub>PU</sub> <sup>3</sup> | Р | Pullup resistors                                      | PTA2 and PTA3 pins  | _   | 30.0                   | _                    | 60.0                      | kΩ   |
| I <sub>IC</sub>              | D | DC  | Single pin limit  | $V_{IN} < V_{SS}, V_{IN} >$                             | -2                     | _                    | 2                         | mA   |
|                              |   | injection<br>current <sup>4,</sup><br>5, 6            | Total MCU limit, includes sum of all stressed pins                                | V <sub>DD</sub>   | -5                     | _                    | 25                        |      |
| C <sub>In</sub>              | С | Input   | capacitance, all pins   | _   | _                      | _                    | 7                         | pF   |
| V <sub>RAM</sub>             | С | · -   | M retention voltage   | _   | 2.0                    | _                    | _                         | V    |
|                              | 1 |   | <u> </u>  |   |                        |                      |                           |      |


<sup>1.</sup> Typical values are measured at 25  $^{\circ}\text{C}.$  Characterized, not tested.

<sup>2.</sup> Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.




 $I_{OH}(mA)$ 

Figure 1. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD}$  = 5 V)




 $I_{OH}(mA)$ 

Figure 2. Typical  $V_{DD}$ - $V_{OH}$  Vs.  $I_{OH}$  (standard drive strength) ( $V_{DD}$  = 3 V)



 $I_{OL}(mA)$ 

Figure 5. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 5 \text{ V}$ )




 $I_{OL}(mA)$ 

Figure 6. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD}$  = 3 V)

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016


12

13



 $I_{OL}(mA)$ 

Figure 7. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 5 \text{ V}$ )



 $I_{OL}(mA)$ 

Figure 8. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 3 \text{ V}$ )

| Table 5. | Supply current | t characteristics | (continued) |
|----------|----------------|-------------------|-------------|
|----------|----------------|-------------------|-------------|

| С | Parameter  | Symbol           | Core/Bus<br>Freq | V <sub>DD</sub> (V) | Typical <sup>1</sup>   | Max <sup>2</sup> | Unit | Temp          |
|---|--|------------------|------------------|---------------------|------------------------|------------------|------|---------------|
| С | Wait mode current FEI                                  | WI <sub>DD</sub> | 40/20 MHz        | 5                   | 6.4                    | _                | mA   | –40 to 105 °C |
| Р | mode, all modules clocks<br>enabled                    |                  | 20/20 MHz        |                     | 5.5                    | _                |      |               |
| С | Onabioa  |                  | 20/10 MHz        |                     | 3.5                    | _                |      |               |
|   |  |                  | 1/1 MHz          |                     | 1.4                    | _                |      |               |
| С |  |                  | 40/20 MHz        | 3                   | 6.3                    | _                |      |               |
| С |  |                  | 20/20 MHz        |                     | 5.4                    | _                |      |               |
|   |  |                  | 10/10 MHz        |                     | 3.4                    | _                |      |               |
|   |  |                  | 1/1 MHz          |                     | 1.4                    |                  |      |               |
| Р | Stop mode supply current                               | SI <sub>DD</sub> | _                | 5                   | 2                      | 85               | μΑ   | –40 to 105 °C |
| Р | no clocks active (except 1 kHz LPO clock) <sup>3</sup> |                  | _                | 3                   | 1.9                    | 80               |      | –40 to 105 °C |
| С | ADC adder to Stop                                      | _                | _                | 5                   | 86 (64-, 44-           | _                | μΑ   | –40 to 105 °C |
|   | ADLPC = 1  |                  |                  |                     | pin<br>packages)       |                  |      |               |
|   | ADLSMP = 1   |                  |                  |                     | 42 (32-pin             |                  |      |               |
|   | ADCO = 1   |                  |                  |                     | package)               |                  |      |               |
| С | MODE = 10B   |                  |                  | 3                   | 82 (64-, 44-           | _                |      |               |
|   | ADICLK = 11B   |                  |                  |                     | pin<br>packages)       |                  |      |               |
|   |  |                  |                  |                     | 41 (32-pin<br>package) |                  |      |               |
| С | ACMP adder to Stop                                     | _                | _                | 5                   | 12                     | _                | μΑ   | –40 to 105 °C |
| С |  |                  | _                | 3                   | 12                     |                  |      |               |
| С | LVD adder to stop <sup>4</sup>                         | _                | _                | 5                   | 128                    |                  | μA   | –40 to 105 °C |
| С |  |                  |                  | 3                   | 124                    | _                |      |               |

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. The Max current is observed at high temperature of 105 °C.
- 3. RTC adder causes I<sub>DD</sub> to increase typically by less than 1 µA; RTC clock source is 1 kHz LPO clock.
- 4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

#### **Switching specifications**

- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

# 5.1.3.1 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors for 64-pin QFP package

| Symbol              | Description                        | Frequency band (MHz) | Тур. | Unit | Notes |
|---------------------|------------------------------------|----------------------|------|------|-------|
| V <sub>RE1</sub>    | Radiated emissions voltage, band 1 | 0.15–50              | 14   | dΒμV | 1, 2  |
| V <sub>RE2</sub>    | Radiated emissions voltage, band 2 | 50–150               | 15   | dΒμV |       |
| V <sub>RE3</sub>    | Radiated emissions voltage, band 3 | 150–500              | 3    | dΒμV |       |
| V <sub>RE4</sub>    | Radiated emissions voltage, band 4 | 500-1000             | 4    | dΒμV |       |
| V <sub>RE_IEC</sub> | IEC level                          | 0.15-1000            | М    | _    | 2, 3  |

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
  kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
  Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
  TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
  emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
  measured orientations in each frequency range.
- 2.  $V_{DD} = 5.0 \text{ V}$ ,  $T_A = 25 \,^{\circ}\text{C}$ ,  $f_{OSC} = 10 \text{ MHz}$  (crystal),  $f_{BUS} = 20 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

# 5.2 Switching specifications

# 5.2.1 Control timing

Table 7. Control timing

| Num | С | Rating   | Symbol                         | Min                 | Typical <sup>1</sup> | Max  | Unit |     |
|-----|---|--|--------------------------------|---------------------|----------------------|------|------|-----|
| 1   | D | System and core clock                                |                                | f <sub>Sys</sub>    | DC                   | _    | 40   | MHz |
| 2   | Р | Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> | )                              | f <sub>Bus</sub>    | DC                   | _    | 20   | MHz |
| 3   | Р | Internal low power oscillato                         | f <sub>LPO</sub>               | 0.67                | 1.0                  | 1.25 | KHz  |     |
| 4   | D | External reset pulse width <sup>2</sup>              | t <sub>extrst</sub>            | 1.5 ×               | _                    | _    | ns   |     |
|     |   |  |                                | t <sub>cyc</sub>    |                      |      |      |     |
| 5   | D | Reset low drive                                      |                                | t <sub>rstdrv</sub> | $34 \times t_{cyc}$  | _    | _    | ns  |
| 6   | D | IRQ pulse width                                      | Asynchronous path <sup>2</sup> | t <sub>ILIH</sub>   | 100                  | _    | _    | ns  |
|     | D |  | Synchronous path <sup>3</sup>  | t <sub>IHIL</sub>   | $1.5 \times t_{cyc}$ | _    | _    | ns  |

Table continues on the next page...

| Table 7. | Control | timing | (continued) |
|----------|---------|--------|-------------|
|----------|---------|--------|-------------|

| Num | С | Rating  |                                | Symbol            | Min                  | Typical <sup>1</sup> | Max | Unit |
|-----|---|---|--------------------------------|-------------------|----------------------|----------------------|-----|------|
| 7   | D | Keyboard interrupt pulse width                      | Asynchronous path <sup>2</sup> | t <sub>ILIH</sub> | 100                  | _                    | _   | ns   |
|     | D |   | Synchronous path               | t <sub>IHIL</sub> | $1.5 \times t_{cyc}$ | _                    | _   | ns   |
| 8   | С | Port rise and fall time -                           | _                              | t <sub>Rise</sub> | _                    | 10.2                 | _   | ns   |
|     | С | C Normal drive strength (load = 50 pF) <sup>4</sup> |                                | t <sub>Fall</sub> | _                    | 9.5                  | _   | ns   |
|     | С | Port rise and fall time -                           | _                              | t <sub>Rise</sub> | _                    | 5.4                  | _   | ns   |
|     | С | high drive strength (load = 50 pF) <sup>4</sup>     |                                | t <sub>Fall</sub> | _                    | 4.6                  | _   | ns   |

- 1. Typical values are based on characterization data at  $V_{DD} = 5.0 \text{ V}$ , 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range -40 °C to 105 °C.




Figure 10. KBIPx timing

# 5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 8. FTM input timing

| С | Function                 | Symbol            | Min | Max                 | Unit             |
|---|--------------------------|-------------------|-----|---------------------|------------------|
| D | External clock frequency | f <sub>TCLK</sub> | 0   | f <sub>Bus</sub> /4 | Hz               |
| D | External clock period    | t <sub>TCLK</sub> | 4   | _                   | t <sub>cyc</sub> |

Table continues on the next page...

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016 **NXP Semiconductors** 17

Table 8. FTM input timing (continued)

| С | Function                  | Symbol            | Min | Max | Unit             |
|---|---------------------------|-------------------|-----|-----|------------------|
| D | External clock high time  | t <sub>clkh</sub> | 1.5 | _   | t <sub>cyc</sub> |
| D | External clock low time   | t <sub>cikl</sub> | 1.5 | _   | t <sub>cyc</sub> |
| D | Input capture pulse width | t <sub>ICPW</sub> | 1.5 | _   | t <sub>cyc</sub> |




Figure 11. Timer external clock




Figure 12. Timer input capture pulse

# 5.3 Thermal specifications

#### 5.3.1 Thermal operating requirements

Table 9. Thermal operating requirements

| Symbo          | Description              | Min. | Max. | Unit | Notes |
|----------------|--------------------------|------|------|------|-------|
| T <sub>J</sub> | Die junction temperature | -40  | 125  | °C   |       |
| T <sub>A</sub> | Ambient temperature      | -40  | 105  | °C   | 1     |

 $1. \ \ \text{Maximum } T_A \text{ can be exceeded only if the user ensures that } T_J \text{ does not exceed maximum } T_J. \text{ The simplest method to } T_J \text{ does not exceed maximum } T_J \text{ does not exceed$ determine  $T_J$  is:  $T_J = T_A + \theta_{JA} \; x$  chip power dissipation

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016 18 **NXP Semiconductors** 

21

Table 11. SWD full voltage range electricals (continued)

| Symbol | Description                        | Min. | Max. | Unit |
|--------|------------------------------------|------|------|------|
| J11    | SWD_CLK high to SWD_DIO data valid | _    | 35   | ns   |
| J12    | SWD_CLK high to SWD_DIO high-Z     | 5    | _    | ns   |




Figure 13. Serial wire clock input timing




Figure 14. Serial wire data timing

#### External oscillator (OSC) and ICS characteristics 6.2

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)

| Num | С | C                      | Characteristic         | Symbol          | Min   | Typical <sup>1</sup> | Max     | Unit |
|-----|---|------------------------|------------------------|-----------------|-------|----------------------|---------|------|
| 1   | С | Crystal or             | Low range (RANGE = 0)  | f <sub>lo</sub> | 31.25 | 32.768               | 39.0625 | kHz  |
|     | С | resonator<br>frequency | High range (RANGE = 1) | f <sub>hi</sub> | 4     |                      | 20      | MHz  |

Table continues on the next page...

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

23

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient) (continued)

| Num | С | Characteristic  | Symbol               | Min | Typical <sup>1</sup> | Max | Unit              |
|-----|---|---|----------------------|-----|----------------------|-----|-------------------|
| 14  | С | FLL acquisition time <sup>4,6</sup>   | t <sub>Acquire</sub> |     |                      | 2   | ms                |
| 15  | С | Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>7</sup> | C <sub>Jitter</sub>  | ı   | 0.02                 | 0.2 | %f <sub>dco</sub> |

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- 6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>.
   Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

### 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

Table 13. Flash and EEPROM characteristics

| С | Characteristic                                    | Symbol                  | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---|-------------------------|------------------|----------------------|------------------|-------------------|
| D | Supply voltage for program/erase –40 °C to 105 °C | V <sub>prog/erase</sub> | 2.7              | _                    | 5.5              | V                 |
| D | Supply voltage for read operation                 | V <sub>Read</sub>       | 2.7              | _                    | 5.5              | V                 |

Table continues on the next page...

Peripheral operating requirements and behaviors

Table 13. Flash and EEPROM characteristics (continued)

| С | Characteristic  | Symbol               | Min <sup>1</sup> | Typical <sup>2</sup> | Max <sup>3</sup> | Unit <sup>4</sup> |
|---|---|----------------------|------------------|----------------------|------------------|-------------------|
| D | NVM Bus frequency   | f <sub>NVMBUS</sub>  | 1                | _                    | 25               | MHz               |
| D | NVM Operating frequency   | f <sub>NVMOP</sub>   | 0.8              | 1                    | 1.05             | MHz               |
| D | Erase Verify All Blocks   | t <sub>VFYALL</sub>  | _                | _                    | 17338            | t <sub>cyc</sub>  |
| D | Erase Verify Flash Block  | t <sub>RD1BLK</sub>  | _                | _                    | 16913            | t <sub>cyc</sub>  |
| D | Erase Verify EEPROM Block   | t <sub>RD1BLK</sub>  | _                | _                    | 810              | t <sub>cyc</sub>  |
| D | Erase Verify Flash Section  | t <sub>RD1SEC</sub>  | _                | _                    | 484              | t <sub>cyc</sub>  |
| D | Erase Verify EEPROM Section   | t <sub>DRD1SEC</sub> | _                | _                    | 555              | t <sub>cyc</sub>  |
| D | Read Once   | t <sub>RDONCE</sub>  | _                | _                    | 450              | t <sub>cyc</sub>  |
| D | Program Flash (2 word)  | t <sub>PGM2</sub>    | 0.12             | 0.12                 | 0.29             | ms                |
| D | Program Flash (4 word)  | t <sub>PGM4</sub>    | 0.20             | 0.21                 | 0.46             | ms                |
| D | Program Once  | t <sub>PGMONCE</sub> | 0.20             | 0.21                 | 0.21             | ms                |
| D | Program EEPROM (1 Byte)   | t <sub>DPGM1</sub>   | 0.10             | 0.10                 | 0.27             | ms                |
| D | Program EEPROM (2 Byte)   | t <sub>DPGM2</sub>   | 0.17             | 0.18                 | 0.43             | ms                |
| D | Program EEPROM (3 Byte)   | t <sub>DPGM3</sub>   | 0.25             | 0.26                 | 0.60             | ms                |
| D | Program EEPROM (4 Byte)   | t <sub>DPGM4</sub>   | 0.32             | 0.33                 | 0.77             | ms                |
| D | Erase All Blocks  | t <sub>ERSALL</sub>  | 96.01            | 100.78               | 101.49           | ms                |
| D | Erase Flash Block   | t <sub>ERSBLK</sub>  | 95.98            | 100.75               | 101.44           | ms                |
| D | Erase Flash Sector  | t <sub>ERSPG</sub>   | 19.10            | 20.05                | 20.08            | ms                |
| D | Erase EEPROM Sector   | t <sub>DERSPG</sub>  | 4.81             | 5.05                 | 20.57            | ms                |
| D | Unsecure Flash  | t <sub>UNSECU</sub>  | 96.01            | 100.78               | 101.48           | ms                |
| D | Verify Backdoor Access Key  | t <sub>VFYKEY</sub>  | _                | _                    | 464              | t <sub>cyc</sub>  |
| D | Set User Margin Level   | t <sub>MLOADU</sub>  | _                | _                    | 407              | t <sub>cyc</sub>  |
| С | FLASH Program/erase endurance $T_L$ to $T_H = -40~^{\circ}C$ to 105 $^{\circ}C$                                       | n <sub>FLPE</sub>    | 10 k             | 100 k                | _                | Cycles            |
| С | EEPROM Program/erase endurance TL<br>to TH = -40 °C to 105 °C   | n <sub>FLPE</sub>    | 50 k             | 500 k                | _                | Cycles            |
| С | Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles | t <sub>D_ret</sub>   | 15               | 100                  | _                | years             |

- 1. Minimum times are based on maximum  $f_{\mbox{\scriptsize NVMOP}}$  and maximum  $f_{\mbox{\scriptsize NVMBUS}}$
- 2. Typical times are based on typical  $f_{\mbox{\scriptsize NVMOP}}$  and maximum  $f_{\mbox{\scriptsize NVMBUS}}$
- 3. Maximum times are based on typical  $f_{NVMOP}$  and typical  $f_{NVMBUS}$  plus aging
- 4.  $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal  $V_{DD}$  supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

# 6.4 Analog

### 6.4.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

| Characteri<br>stic               | Conditions  | Symbol            | Min               | Typ <sup>1</sup> | Max               | Unit | Comment         |
|----------------------------------|---|-------------------|-------------------|------------------|-------------------|------|-----------------|
| Reference                        | • Low   | V <sub>REFL</sub> | $V_{SSA}$         | _                | $V_{SSA}$         | V    | _               |
| potential                        | High  | V <sub>REFH</sub> | $V_{DDA}$         | _                | $V_{DDA}$         |      |                 |
| Supply                           | Absolute  | V <sub>DDA</sub>  | 2.7               | _                | 5.5               | V    | _               |
| voltage                          | Delta to V <sub>DD</sub> (V <sub>DD</sub> -V <sub>DDA</sub> ) | $\Delta V_{DDA}$  | -100              | 0                | +100              | mV   | _               |
| Ground voltage                   | Delta to V <sub>SS</sub> (V <sub>SS</sub> -V <sub>SSA</sub> ) | ΔV <sub>SSA</sub> | -100              | 0                | +100              | mV   | _               |
| Input<br>voltage                 |   | V <sub>ADIN</sub> | V <sub>REFL</sub> | _                | V <sub>REFH</sub> | V    | _               |
| Input capacitance                |   | C <sub>ADIN</sub> | _                 | 4.5              | 5.5               | pF   | _               |
| Input resistance                 |   | R <sub>ADIN</sub> | _                 | 3                | 5                 | kΩ   | _               |
| Analog<br>source                 | 12-bit mode<br>• f <sub>ADCK</sub> > 4 MHz                    | R <sub>AS</sub>   | _                 | _                | 2                 | kΩ   | External to MCU |
| resistance                       | • f <sub>ADCK</sub> < 4 MHz                                   |                   | _                 | _                | 5                 |      |                 |
|                                  | 10-bit mode<br>• f <sub>ADCK</sub> > 4 MHz                    |                   | _                 | _                | 5                 |      |                 |
|                                  | • f <sub>ADCK</sub> < 4 MHz                                   |                   | _                 | _                | 10                |      |                 |
|                                  | 8-bit mode  |                   | _                 | _                | 10                |      |                 |
|                                  | (all valid f <sub>ADCK</sub> )                                |                   |                   |                  |                   |      |                 |
| ADC                              | High speed (ADLPC=0)  | f <sub>ADCK</sub> | 0.4               | _                | 8.0               | MHz  | _               |
| conversion<br>clock<br>frequency | Low power (ADLPC=1)   |                   | 0.4               | _                | 4.0               |      |                 |

<sup>1.</sup> Typical values assume  $V_{DDA} = 5.0 \text{ V}$ , Temp = 25°C,  $f_{ADCK} = 1.0 \text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.

# 6.4.2 Analog comparator (ACMP) electricals

Table 16. Comparator electrical specifications

| С | Characteristic                        | Symbol              | Min                   | Typical | Max       | Unit |
|---|---------------------------------------|---------------------|-----------------------|---------|-----------|------|
| D | Supply voltage                        | $V_{DDA}$           | 2.7                   | _       | 5.5       | V    |
| Т | Supply current (Operation mode)       | I <sub>DDA</sub>    | _                     | 10      | 20        | μΑ   |
| D | Analog input voltage                  | V <sub>AIN</sub>    | V <sub>SS</sub> - 0.3 | _       | $V_{DDA}$ | V    |
| Р | Analog input offset voltage           | V <sub>AIO</sub>    | _                     | _       | 40        | mV   |
| С | Analog comparator hysteresis (HYST=0) | $V_{H}$             | _                     | 15      | 20        | mV   |
| С | Analog comparator hysteresis (HYST=1) | $V_{H}$             | _                     | 20      | 30        | mV   |
| Т | Supply current (Off mode)             | I <sub>DDAOFF</sub> | _                     | 60      | _         | nA   |
| С | Propagation Delay                     | t <sub>D</sub>      | _                     | 0.4     | 1         | μs   |

# 6.5 Communication interfaces

# 6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20%  $V_{DD}$  and 80%  $V_{DD}$ , unless noted, and 25 pF load on all SPI pins. All timing assumes high-drive strength is enabled for SPI output pins.

Table 17. SPI master mode timing

| Nu<br>m. | Symbol              | Description                    | Min.                   | Max.                    | Unit               | Comment                           |
|----------|---------------------|--------------------------------|------------------------|-------------------------|--------------------|-----------------------------------|
| 1        | f <sub>op</sub>     | Frequency of operation         | f <sub>Bus</sub> /2048 | f <sub>Bus</sub> /2     | Hz                 | f <sub>Bus</sub> is the bus clock |
| 2        | t <sub>SPSCK</sub>  | SPSCK period                   | 2 x t <sub>Bus</sub>   | 2048 x t <sub>Bus</sub> | ns                 | $t_{Bus} = 1/f_{Bus}$             |
| 3        | t <sub>Lead</sub>   | Enable lead time               | 1/2                    | _                       | t <sub>SPSCK</sub> | _                                 |
| 4        | t <sub>Lag</sub>    | Enable lag time                | 1/2                    | _                       | t <sub>SPSCK</sub> | _                                 |
| 5        | t <sub>WSPSCK</sub> | Clock (SPSCK) high or low time | t <sub>Bus</sub> – 30  | 1024 x t <sub>Bus</sub> | ns                 | _                                 |
| 6        | t <sub>SU</sub>     | Data setup time (inputs)       | 8                      | _                       | ns                 | _                                 |
| 7        | t <sub>HI</sub>     | Data hold time (inputs)        | 8                      | _                       | ns                 | _                                 |
| 8        | t <sub>v</sub>      | Data valid (after SPSCK edge)  | _                      | 25                      | ns                 | _                                 |
| 9        | t <sub>HO</sub>     | Data hold time (outputs)       | 20                     | _                       | ns                 | _                                 |
| 10       | t <sub>RI</sub>     | Rise time input                | _                      | t <sub>Bus</sub> – 25   | ns                 | _                                 |

Table continues on the next page...

Table 18. SPI slave mode timing

| Nu<br>m. | Symbol             | Description                    | Min.                  | Max.                  | Unit             | Comment   |  |
|----------|--------------------|--------------------------------|-----------------------|-----------------------|------------------|---|--|
| 1        | f <sub>op</sub>    | Frequency of operation         | 0                     | f <sub>Bus</sub> /4   | Hz               | f <sub>Bus</sub> is the bus clock as defined in Control timing. |  |
| 2        | t <sub>SPSCK</sub> | SPSCK period                   | 4 x t <sub>Bus</sub>  | _                     | ns               | $t_{Bus} = 1/f_{Bus}$   |  |
| 3        | t <sub>Lead</sub>  | Enable lead time               | 1                     | _                     | t <sub>Bus</sub> | _   |  |
| 4        | t <sub>Lag</sub>   | Enable lag time                | 1                     | _                     | t <sub>Bus</sub> | _   |  |
| 5        | twspsck            | Clock (SPSCK) high or low time | t <sub>Bus</sub> - 30 | _                     | ns               | _   |  |
| 6        | t <sub>SU</sub>    | Data setup time (inputs)       | 15                    | _                     | ns               | _   |  |
| 7        | t <sub>HI</sub>    | Data hold time (inputs)        | 25                    | _                     | ns               | _   |  |
| 8        | t <sub>a</sub>     | Slave access time              | _                     | t <sub>Bus</sub>      | ns               | Time to data active from high-impedance state                   |  |
| 9        | t <sub>dis</sub>   | Slave MISO disable time        | _                     | t <sub>Bus</sub>      | ns               | Hold time to high-<br>impedance state                           |  |
| 10       | t <sub>v</sub>     | Data valid (after SPSCK edge)  | _                     | 25                    | ns               | _   |  |
| 11       | t <sub>HO</sub>    | Data hold time (outputs)       | 0                     | _                     | ns               | _   |  |
| 12       | t <sub>RI</sub>    | Rise time input                | _                     | t <sub>Bus</sub> - 25 | ns               | _   |  |
|          | t <sub>FI</sub>    | Fall time input                |                       |                       |                  |   |  |
| 13       | t <sub>RO</sub>    | Rise time output               | _                     | 25                    | ns               | _   |  |
|          | t <sub>FO</sub>    | Fall time output               |                       |                       |                  |   |  |




Figure 19. SPI slave mode timing (CPHA = 0)

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

### 8 Pinout

# 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

Table 19. Pin availability by package pin-count

|                 | Pin Number | •               | Lowest Priority <> Highest |          |           |           |                    |
|-----------------|------------|-----------------|----------------------------|----------|-----------|-----------|--------------------|
| 64-QFP/<br>LQFP | 44-LQFP    | 32-<br>LQFP/QFN | Port Pin                   | Alt 1    | Alt 2     | Alt 3     | Alt 4              |
| 1               | 1          | 1               | PTD1 <sup>1</sup>          | KBI1_P1  | FTM2_CH3  | SPI1_MOSI | _                  |
| 2               | 2          | 2               | PTD0 <sup>1</sup>          | KBI1_P0  | FTM2_CH2  | SPI1_SCK  | _                  |
| 3               | _          | _               | PTH7                       | _        | _         | _         | _                  |
| 4               | _          | _               | PTH6                       | _        | _         | _         | _                  |
| 5               | 3          | _               | PTE7                       | _        | FTM2_CLK  | _         | FTM1_CH1           |
| 6               | 4          | _               | PTH2                       | _        | BUSOUT    | _         | FTM1_CH0           |
| 7               | 5          | 3               | _                          | _        | _         | _         | VDD                |
| 8               | 6          | 4               | _                          | _        | _         | VDDA      | VREFH <sup>2</sup> |
| 9               | 7          | 5               | _                          | _        | _         | _         | VREFL              |
| 10              | 8          | 6               | _                          | _        | _         | VSSA      | VSS <sup>3</sup>   |
| 11              | 9          | 7               | PTB7                       | _        | I2C0_SCL  | _         | EXTAL              |
| 12              | 10         | 8               | PTB6                       | _        | I2C0_SDA  | _         | XTAL               |
| 13              | 11         | _               | _                          | _        | _         | _         | VSS                |
| 14              | _          | _               | PTH1 <sup>1</sup>          | _        | FTM2_CH1  | _         | _                  |
| 15              | _          | _               | PTH0 <sup>1</sup>          | _        | FTM2_CH0  | _         | _                  |
| 16              | _          | _               | PTE6                       | _        | _         | _         | _                  |
| 17              | _          | _               | PTE5                       | _        | _         | _         | _                  |
| 18              | 12         | 9               | PTB5 <sup>1</sup>          | FTM2_CH5 | SPI0_PCS0 | ACMP1_OUT | _                  |
| 19              | 13         | 10              | PTB4 <sup>1</sup>          | FTM2_CH4 | SPI0_MISO | NMI       | ACMP1_IN2          |
| 20              | 14         | 11              | PTC3                       | FTM2_CH3 | _         | _         | ADC0_SE11          |
| 21              | 15         | 12              | PTC2                       | FTM2_CH2 | _         | _         | ADC0_SE10          |
| 22              | 16         | _               | PTD7                       | KBI1_P7  | UART2_TX  | _         | _                  |
| 23              | 17         | _               | PTD6                       | KBI1_P6  | UART2_RX  | _         | _                  |
| 24              | 18         | _               | PTD5                       | KBI1_P5  | _         | _         | _                  |
| 25              | 19         | 13              | PTC1                       | _        | FTM2_CH1  | _         | ADC0_SE9           |
| 26              | 20         | 14              | PTC0                       | _        | FTM2_CH0  | _         | ADC0_SE8           |
| 27              | _          | _               | PTF7                       | _        | _         | _         | ADC0_SE15          |

Table continues on the next page...


#### **Pinout**

- 2. VREFH and VDDA are internally connected.
- 3. VSSA and VSS are internally connected.
- 4. This is a true open-drain pin when operated as output.

#### **Note**

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. Table 19 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

# 8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 21. 64-pin QFP/LQFP packages

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016