

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	28
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount, Wettable Flank
Package / Case	32-VFQFN Exposed Pad
Supplier Device Package	32-HVQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z32vfm4

• Timers

- One 6-channel FlexTimer/PWM (FTM)
- Two 2-channel FlexTimer/PWM (FTM)
- One 2-channel periodic interrupt timer (PIT)
- One real-time clock (RTC)

• Communication interfaces

- Two SPI modules (SPI)
- Up to three UART modules (UART)
- One I2C module (I2C)

· Package options

- 64-pin QFP/LQFP
- 44-pin LQFP
- 32-pin LQFP
- 32-pin QFN

Table of Contents

1 Ordering parts	4 5.2.2 FTM module timing	17
1.1 Determining valid orderable parts	4 5.3 Thermal specifications	18
2 Part identification	4 5.3.1 Thermal operating requirements	18
2.1 Description	4 5.3.2 Thermal characteristics	19
2.2 Format	4 6 Peripheral operating requirements and behaviors	20
2.3 Fields	4 6.1 Core modules	20
2.4 Example	5 6.1.1 SWD electricals	20
3 Parameter classification	5 6.2 External oscillator (OSC) and ICS characteristics	21
4 Ratings	6 6.3 NVM specifications	23
4.1 Thermal handling ratings	6 6.4 Analog	24
4.2 Moisture handling ratings	6 6.4.1 ADC characteristics	25
4.3 ESD handling ratings	6 6.4.2 Analog comparator (ACMP) electricals	27
4.4 Voltage and current operating ratings	7 6.5 Communication interfaces	28
5 General	7 6.5.1 SPI switching specifications	28
5.1 Nonswitching electrical specifications	7 7 Dimensions	31
5.1.1 DC characteristics	7 7.1 Obtaining package dimensions	31
5.1.2 Supply current characteristics	14 8 Pinout	32
5.1.3 EMC performance	15 8.1 Signal multiplexing and pin assignments	32
5.2 Switching specifications	16 8.2 Device pin assignment	34
5.2.1 Control timing	9 Revision history	36

Field	Description	Values
Т	Temperature range (°C)	• V = -40 to 105
PP	Package identifier	 LC = 32 LQFP (7 mm x 7 mm) FM = 32 QFN (5 mm x 5 mm) LD = 44 LQFP (10 mm x 10 mm) QH = 64 QFP (14 mm x 14 mm) LH = 64 LQFP (10 mm x 10 mm)
CC	Maximum CPU frequency (MHz)	• 4 = 40 MHz
N	Packaging type	R = Tape and reel(Blank) = Trays

2.4 Example

This is an example part number:

MKE02Z64VQH4

3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016


Nonswitching electrical specifications

- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- 4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 4. LVD and POR specification


Symbol	С	Desc	ription	Min	Тур	Max	Unit
V _{POR}	D	POR re-ar	m voltage ¹	1.5	1.75	2.0	V
V _{LVDH}	С	threshold—hig	roltage detect ph range (LVDV 1) ²	4.2	4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С	Iligii railige	Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С		High range low-voltage detect/warning hysteresis		100	_	mV
V _{LVDL}	С	threshold—lov	Falling low-voltage detect threshold—low range (LVDV = 0)		2.61	2.66	V
V _{LVW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVW2L}	С	warning threshold— low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVW3L}	С	low range	Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С		Low range low-voltage detect hysteresis		40	_	mV
V _{HYSWL}	С		low-voltage hysteresis	_	80	_	mV
V _{BG}	Р	Buffered ban	dgap output 3	1.14	1.16	1.18	V

- 1. Maximum is highest voltage that POR is guaranteed.
- 2. Rising thresholds are falling threshold + hysteresis.
- 3. voltage Factory trimmed at $V_{DD} = 5.0 \text{ V}$, Temp = 25 °C




 $I_{OH}(mA)$

Figure 1. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)



 $I_{OH}(mA)$

Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)



 $I_{OH}(mA)$ Figure 3. Typical $V_{DD}\text{-}V_{OH}$ Vs. I_{OH} (high drive strength) (V_{DD} = 5 V)






Figure 4. Typical V_{DD} - V_{OH} Vs. I_{OH} (high drive strength) (V_{DD} = 3 V)

 $I_{OH}(mA)$



 $I_{OL}(mA)$

Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) ($V_{DD} = 5 \text{ V}$)



 $I_{OL}(mA)$

Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

12

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

Table 5. Supply current characteristics

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Run supply current FEI	RI _{DD}	40/20 MHz	5	7.8	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from flash		20/20 MHz		6.7	_		
С	enabled, full from flash		10/10 MHz		4.5	_		
			1/1 MHz		1.5	_		
С			40/20 MHz	3	7.7	_		
С			20/20 MHz		6.6	_		
С			10/10 MHz		4.4	_		
			1/1 MHz		1.45	_		
С	Run supply current FEI	RI _{DD}	40/20 MHz	5	6.3	_	mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from flash		20/20 MHz		5.3	_		
С	albabioa, rair iroin naoir		10/10 MHz		3.7	_		
			1/1 MHz		1.5	_		
С			40/20 MHz	3	6.2	_		
С			20/20 MHz		5.3	_		
С			10/10 MHz		3.7	_		
			1/1 MHz		1.4	_		
С	Run supply current FBE	RI_DD	40/20 MHz	5	10.3	_	mA	–40 to 105 °C
Р	mode, all modules clocks enabled; run from RAM		20/20 MHz		9	14.8		
С			10/10 MHz		5.2	_		
			1/1 MHz		1.45	_		
С			40/20 MHz	3	10.2	_		
Р			20/20 MHz		8.8	11.8		
С			10/10 MHz		5.1	_		
			1/1 MHz		1.4	_		
С	Run supply current FBE	RI_DD	40/20 MHz	5	8.9	_	mA	–40 to 105 °C
Р	mode, all modules clocks disabled; run from RAM		20/20 MHz		8	12.3		
С			10/10 MHz		4.4	_		
			1/1 MHz		1.35	_		
С			40/20 MHz	3	8.8	_		
Р			20/20 MHz		7.8	9.2		
С			10/10 MHz		4.2	_		
			1/1 MHz		1.3	_		

Table continues on the next page...

Table 5.	Supply current	characteristics	(continued)
----------	----------------	-----------------	-------------

С	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Wait mode current FEI	WI _{DD}	40/20 MHz	5	6.4	_	mA	–40 to 105 °C
Р	mode, all modules clocks enabled		20/20 MHz		5.5	_		
С	Onabioa		20/10 MHz		3.5	_		
			1/1 MHz		1.4	_		
С			40/20 MHz	3	6.3	_		
С			20/20 MHz		5.4	_		
			10/10 MHz		3.4	_		
			1/1 MHz		1.4			
Р	Stop mode supply current	SI _{DD}	_	5	2	85	μΑ	–40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) ³		_	3	1.9	80		–40 to 105 °C
С	ADC adder to Stop	_	_	5	86 (64-, 44-	_	μΑ	–40 to 105 °C
	ADLPC = 1				pin packages)			
	ADLSMP = 1				42 (32-pin			
	ADCO = 1				package)			
С	MODE = 10B			3	82 (64-, 44-	_		
	ADICLK = 11B				pin packages)			
					41 (32-pin package)			
С	ACMP adder to Stop	_	_	5	12	_	μΑ	–40 to 105 °C
С			_	3	12			
С	LVD adder to stop ⁴	_	_	5	128		μA	–40 to 105 °C
С				3	124	_		

- 1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
- 2. The Max current is observed at high temperature of 105 °C.
- 3. RTC adder causes I_{DD} to increase typically by less than 1 µA; RTC clock source is 1 kHz LPO clock.
- 4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

Switching specifications

- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

5.1.3.1 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors for 64-pin QFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V _{RE1}	Radiated emissions voltage, band 1	0.15–50	14	dΒμV	1, 2
V _{RE2}	Radiated emissions voltage, band 2	50–150	15	dΒμV	
V _{RE3}	Radiated emissions voltage, band 3	150–500	3	dΒμV	
V _{RE4}	Radiated emissions voltage, band 4	500-1000	4	dΒμV	
V _{RE_IEC}	IEC level	0.15-1000	М	_	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150
 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits Measurement of
 Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions—TEM Cell and Wideband
 TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported
 emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the
 measured orientations in each frequency range.
- 2. $V_{DD} = 5.0 \text{ V}$, $T_A = 25 \,^{\circ}\text{C}$, $f_{OSC} = 10 \text{ MHz}$ (crystal), $f_{BUS} = 20 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method

5.2 Switching specifications

5.2.1 Control timing

Table 7. Control timing

Num	С	Rating)	Symbol	Min	Typical ¹	Max	Unit
1	D	System and core clock		f _{Sys}	DC	_	40	MHz
2	Р	Bus frequency (t _{cyc} = 1/f _{Bus})	f _{Bus}	DC	_	20	MHz
3	Р	Internal low power oscillato	r frequency	f _{LPO}	0.67	1.0	1.25	KHz
4	D	External reset pulse width ²		t _{extrst}	1.5 ×	_	_	ns
				t _{cyc}				
5	D	Reset low drive		t _{rstdrv}	$34 \times t_{cyc}$	_	_	ns
6	D	IRQ pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns
	D		Synchronous path ³	t _{IHIL}	$1.5 \times t_{cyc}$	_	_	ns

Table continues on the next page...

Table 7.	Control	timing	(continued)
----------	---------	--------	-------------

Num	С	Rating		Symbol	Min	Typical ¹	Max	Unit	
7	D	Keyboard interrupt pulse width	Asynchronous path ²	t _{ILIH}	100	_	_	ns	
	D		Synchronous path	t _{IHIL}	$1.5 \times t_{cyc}$	_	_	ns	
8	С	Port rise and fall time -	_	t _{Rise}	_	10.2	_	ns	
	С	Normal drive strength (load = 50 pF) ⁴			t _{Fall}	_	9.5	_	ns
	С	Port rise and fall time -	_	t _{Rise}	_	5.4	_	ns	
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}	_	4.6	_	ns	

- 1. Typical values are based on characterization data at $V_{DD} = 5.0 \text{ V}$, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.




Figure 10. KBIPx timing

5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 8. FTM input timing

С	Function	Symbol	Min	Max	Unit
D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
D	External clock period	t _{TCLK}	4	_	t _{cyc}

Table continues on the next page...

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016 **NXP Semiconductors** 17

5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Board type	Symbo I	Description	64 LQFP	64 QFP	44 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)		61	75	86	97	°C/W	1, 2
Four-layer (2s2p)	Thermal resistance, junction to ambient (natural convection)		53	47	53	57	33	°C/W	1, 3
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	59	50	62	72	81	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	46	41	47	51	27	°C/W	1, 3
_	$R_{\theta JB}$	Thermal resistance, junction to board	35	32	34	33	12	°C/W	4
_	$R_{\theta JC}$	Thermal resistance, junction to case	20	23	20	24	1.3	°C/W	5
_	$\Psi_{ m JT}$	Thermal characterization parameter, junction to package top outside center (natural convection)	5	8	5	6	3	°C/W	6

Table 10. Thermal attributes

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in °C can be obtained from:

$$T_J = T_A + (P_D \times \theta_{JA})$$

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

Peripheral operating requirements and behaviors

Table 13. Flash and EEPROM characteristics (continued)

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	NVM Bus frequency	f _{NVMBUS}	1	_	25	MHz
D	NVM Operating frequency	f _{NVMOP}	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t _{VFYALL}	_	_	17338	t _{cyc}
D	Erase Verify Flash Block	t _{RD1BLK}	_	_	16913	t _{cyc}
D	Erase Verify EEPROM Block	t _{RD1BLK}	_	_	810	t _{cyc}
D	Erase Verify Flash Section	t _{RD1SEC}	_	_	484	t _{cyc}
D	Erase Verify EEPROM Section	t _{DRD1SEC}	_	_	555	t _{cyc}
D	Read Once	t _{RDONCE}	_	_	450	t _{cyc}
D	Program Flash (2 word)	t _{PGM2}	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t _{PGM4}	0.20	0.21	0.46	ms
D	Program Once	t _{PGMONCE}	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t _{DPGM1}	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t _{DPGM2}	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t _{DPGM3}	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t _{DPGM4}	0.32	0.33	0.77	ms
D	Erase All Blocks	t _{ERSALL}	96.01	100.78	101.49	ms
D	Erase Flash Block	t _{ERSBLK}	95.98	100.75	101.44	ms
D	Erase Flash Sector	t _{ERSPG}	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t _{DERSPG}	4.81	5.05	20.57	ms
D	Unsecure Flash	t _{UNSECU}	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t _{VFYKEY}	_	_	464	t _{cyc}
D	Set User Margin Level	t _{MLOADU}	_	_	407	t _{cyc}
С	FLASH Program/erase endurance T_L to $T_H = -40~^{\circ}C$ to 105 $^{\circ}C$	n _{FLPE}	10 k	100 k	_	Cycles
С	EEPROM Program/erase endurance TL to TH = -40 °C to 105 °C	n _{FLPE}	50 k	500 k	_	Cycles
С	Data retention at an average junction temperature of T _{Javg} = 85°C after up to 10,000 program/erase cycles	t _{D_ret}	15	100	_	years

- 1. Minimum times are based on maximum $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$
- 2. Typical times are based on typical $f_{\mbox{\scriptsize NVMOP}}$ and maximum $f_{\mbox{\scriptsize NVMBUS}}$
- 3. Maximum times are based on typical f_{NVMOP} and typical f_{NVMBUS} plus aging
- 4. $t_{cyc} = 1 / f_{NVMBUS}$

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.




Figure 16. ADC input impedance equivalency diagram


Table 15. 12-bit ADC characteristics ($V_{REFH} = V_{DDA}$, $V_{REFL} = V_{SSA}$)

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Max	Unit
Supply current		T	I _{DDA}	_	133	_	μΑ
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	218	_	μΑ
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	_	327	_	μΑ
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	582	990	μΑ
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	_	0.011	1	μΑ
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz

Table continues on the next page...


Table 17. SPI master mode timing (continued)

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	_	25	ns	_
	t _{FO}	Fall time output				



- 1. If configured as an output.
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 17. SPI master mode timing (CPHA=0)



- 1.If configured as output
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

Table 18. SPI slave mode timing

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	_	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	_	t _{Bus}	_
4	t _{Lag}	Enable lag time	1	_	t _{Bus}	_
5	twspsck	Clock (SPSCK) high or low time	t _{Bus} - 30	_	ns	_
6	t _{SU}	Data setup time (inputs)	15	_	ns	_
7	t _{HI}	Data hold time (inputs)	25	_	ns	_
8	t _a	Slave access time	_	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	_	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)	_	25	ns	_
11	t _{HO}	Data hold time (outputs)	0	_	ns	_
12	t _{RI}	Rise time input	_	t _{Bus} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	_
	t _{FO}	Fall time output				




Figure 19. SPI slave mode timing (CPHA = 0)

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016

Table 19. Pin availability by package pin-count (continued)

	Pin Number		Lowest Priority <> Highest						
64-QFP/ LQFP	44-LQFP	32- LQFP/QFN	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
28	_	_	PTF6	_	_	_	ADC0_SE14		
29	_	_	PTF5	_	_	_	ADC0_SE13		
30	_	_	PTF4	_	_	_	ADC0_SE12		
31	21	15	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1	ADC0_SE7		
32	22	16	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ADC0_SE6		
33	23	17	PTB1	KBI0_P5	UART0_TX	_	ADC0_SE5		
34	24	18	PTB0	KBI0_P4	UART0_RX	_	ADC0_SE4		
35	_	_	PTF3	_	_	_	_		
36	_	_	PTF2	_	_	_	_		
37	25	19	PTA7	_	FTM2_FLT2	ACMP1_IN1	ADC0_SE3		
38	26	20	PTA6	_	FTM2_FLT1	ACMP1_IN0	ADC0_SE2		
39	_	_	PTE4	_	_	_	_		
40	27	_	_	_	_	_	VSS		
41	28	_	_	_	_	_	VDD		
42	_	_	PTF1	_	_	_	_		
43	_	_	PTF0	_	_	_	_		
44	29	_	PTD4	KBI1_P4	_	_	_		
45	30	21	PTD3	KBI1_P3	SPI1_PCS0	_	_		
46	31	22	PTD2	KBI1_P2	SPI1_MISO	_	_		
47	32	23	PTA3 ⁴	KBI0_P3	UART0_TX	I2C0_SCL	_		
48	33	24	PTA2 ⁴	KBI0_P2	UART0_RX	I2C0_SDA	_		
49	34	25	PTA1	KBI0_P1	FTM0_CH1	ACMP0_IN1	ADC0_SE1		
50	35	26	PTA0	KBI0_P0	FTM0_CH0	ACMP0_IN0	ADC0_SE0		
51	36	27	PTC7	_	UART1_TX	_	_		
52	37	28	PTC6	_	UART1_RX	_	_		
53	_	_	PTE3	_	SPI0_PCS0	_	_		
54	38	_	PTE2	_	SPI0_MISO	_	_		
55	_	_	PTG3	_	_	_	_		
56	_	_	PTG2	_	_	_	_		
57	_	_	PTG1	_	_	_	_		
58	_	_	PTG0	_	_	_	_		
59	39	_	PTE1 ¹	_	SPI0_MOSI	_	_		
60	40	_	PTE0 ¹	_	SPI0_SCK	FTM1_CLK	_		
61	41	29	PTC5	_	FTM1_CH1	_	RTCO		
62	42	30	PTC4	RTCO	FTM1_CH0	ACMP0_IN2	SWD_CLK		
63	43	31	PTA5	IRQ	FTM0_CLK	_	RESET		
64	44	32	PTA4	_	ACMP0_OUT	_	SWD_DIO		

^{1.} This is a high-current drive pin when operated as output.


Pinout

- 2. VREFH and VDDA are internally connected.
- 3. VSSA and VSS are internally connected.
- 4. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. Table 19 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

8.2 Device pin assignment




Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 21. 64-pin QFP/LQFP packages

KE02 Sub-Family Data Sheet, Rev. 4, 07/2016


35



Pins in **bold** are not available on less pin-count packages.

- 1. High source/sink current pins
- 2. True open drain pins

Figure 22. 44-pin LQFP package



- 1. High source/sink current pins
- 2. True open drain pins

Figure 23. 32-pin LQFP package

How to Reach Us:

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, Freescale, the Freescale logo, and Kinetis are trademarks of NXP B.V. All other product or service names are the property of their respective owners. ARM, the ARM powered logo, and Cortex are registered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved.

©2013-2016 NXP B.V.

Document Number MKE02P64M40SF0 Revision 4, 07/2016



