E·XFL

NXP USA Inc. - MKE02Z32VQH4 Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	57
Program Memory Size	32KB (32K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z32vqh4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4 Ratings

4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
T _{STG}	Storage temperature	-55	150	°C	1
T _{SDR}	Solder temperature, lead-free	—	260	°C	2

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.

2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	_	1

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
V _{HBM}	Electrostatic discharge voltage, human body model	-6000	+6000	V	1
V _{CDM}	Electrostatic discharge voltage, charged-device model	-500	+500	V	2
I _{LAT}	Latch-up current at ambient temperature of 125°C	-100	+100	mA	3

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.

2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.

- 3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.
 - Test was performed at 125 °C case temperature (Class II).
 - I/O pins pass ±100 mA I-test with I_{DD} current limit at 800 mA.
 - I/O pins pass +60/-100 mA I-test with I_{DD} current limit at 1000 mA.
 - Supply groups pass 1.5 V_{ccmax}.
 - RESET pin was only tested with negative I-test due to product conditioning requirement.

4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V _{DD}	Digital supply voltage	-0.3	6.0	V
I _{DD}	Maximum current into V _{DD}	—	120	mA
V _{IN}	Input voltage except true open drain pins	-0.3	V _{DD} + 0.3 ¹	V
	Input voltage of true open drain pins	-0.3	6	V
Ι _D	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V _{DDA}	Analog supply voltage	V _{DD} – 0.3	V _{DD} + 0.3	V

 Table 2.
 Voltage and current operating ratings

1. Maximum rating of V_{DD} also applies to $V_{\text{IN}}.$

5 General

5.1 Nonswitching electrical specifications

5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Γ	Symbol	С	Descriptions		Min	Typical ¹	Max	Unit
		_	Operating voltage	_	2.7	_	5.5	V

Table continues on the next page ...

- 3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
- All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to V_{SS} and V_{DD}. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to V_{SS}.
- 5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
- 6. Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is higher than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).


Symbol	С	Desc	ription	Min	Тур	Max	Unit
V _{POR}	D	POR re-a	rm voltage ¹	1.5	1.75	2.0	V
V _{LVDH}	С	threshold-hig	Falling low-voltage detect threshold—high range (LVDV $= 1)^2$		4.3	4.4	V
V _{LVW1H}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	4.3	4.4	4.5	V
V _{LVW2H}	С	warning threshold— high range	Level 2 falling (LVWV = 01)	4.5	4.5	4.6	V
V _{LVW3H}	С		Level 3 falling (LVWV = 10)	4.6	4.6	4.7	V
V _{LVW4H}	С		Level 4 falling (LVWV = 11)	4.7	4.7	4.8	V
V _{HYSH}	С		High range low-voltage detect/warning hysteresis		100		mV
V _{LVDL}	С	threshold-lov	Falling low-voltage detect threshold—low range (LVDV = 0)		2.61	2.66	V
V _{LVW1L}	С	Falling low- voltage	Level 1 falling (LVWV = 00)	2.62	2.7	2.78	V
V _{LVW2L}	С	warning threshold— low range	Level 2 falling (LVWV = 01)	2.72	2.8	2.88	V
V _{LVW3L}	С		Level 3 falling (LVWV = 10)	2.82	2.9	2.98	V
V _{LVW4L}	С		Level 4 falling (LVWV = 11)	2.92	3.0	3.08	V
V _{HYSDL}	С		Low range low-voltage detect hysteresis		40	_	mV
V _{HYSWL}	С		low-voltage hysteresis	—	80	_	mV
V _{BG}	Р	Buffered ban	ndgap output ³	1.14	1.16	1.18	V

Table 4. LVD and POR specification

1. Maximum is highest voltage that POR is guaranteed.

2. Rising thresholds are falling threshold + hysteresis.

3. voltage Factory trimmed at V_{DD} = 5.0 V, Temp = 25 °C



I_{OH}(mA)

Figure 1. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 5 V)






Figure 2. Typical V_{DD} - V_{OH} Vs. I_{OH} (standard drive strength) (V_{DD} = 3 V)



I_{OL}(mA)

Figure 5. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 5 V)



I_{OL}(mA)

Figure 6. Typical V_{OL} Vs. I_{OL} (standard drive strength) (V_{DD} = 3 V)

5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

C	Parameter	Symbol	Core/Bus Freq	V _{DD} (V)	Typical ¹	Max ²	Unit	Temp
С	Run supply current FEI	RI _{DD}	40/20 MHz	5	7.8	_	mA	–40 to 105 °C
С	mode, all modules clocks enabled; run from flash		20/20 MHz		6.7	_		
С	enabled, full norm hash		10/10 MHz		4.5	_		
			1/1 MHz		1.5	_		
С			40/20 MHz	3	7.7	_		
С			20/20 MHz		6.6	_		
С			10/10 MHz		4.4			
			1/1 MHz		1.45			
С	Run supply current FEI	RI _{DD}	40/20 MHz	5	6.3		mA	–40 to 105 °C
С	mode, all modules clocks disabled; run from flash		20/20 MHz		5.3			
С			10/10 MHz		3.7			
			1/1 MHz		1.5			
С			40/20 MHz	3	6.2	—		
С			20/20 MHz		5.3	—		
C			10/10 MHz		3.7	—		
			1/1 MHz		1.4	—		
С	Run supply current FBE	RI _{DD}	40/20 MHz	5	10.3		mA	–40 to 105 °C
Р	mode, all modules clocks enabled; run from RAM		20/20 MHz		9	14.8		
С	,		10/10 MHz		5.2	—		
			1/1 MHz		1.45			
С			40/20 MHz	3	10.2	—		
Р			20/20 MHz		8.8	11.8		
С			10/10 MHz		5.1			
			1/1 MHz		1.4			
С	Run supply current FBE	RI _{DD}	40/20 MHz	5	8.9	—	mA	–40 to 105 °C
Р	mode, all modules clocks disabled; run from RAM		20/20 MHz		8	12.3		
С			10/10 MHz		4.4	—		
			1/1 MHz		1.35	—		
С			40/20 MHz	3	8.8			
Р			20/20 MHz		7.8	9.2		
С			10/10 MHz		4.2			
			1/1 MHz		1.3			

Table 5. Supply current characteristics

Table continues on the next page ...

Num	С	Rating	l	Symbol	Min	Typical ¹	Max	Unit
7	D	Keyboard interrupt pulse width	Asynchronous path ²	tı∟ıн	100	_	_	ns
	D		Synchronous path	t _{IHIL}	1.5 × t _{cyc}	—	—	ns
8	С	Port rise and fall time -	_	t _{Rise}	—	10.2	—	ns
	С	Normal drive strength $(load = 50 \text{ pF})^4$		t _{Fall}	—	9.5	—	ns
	С	Port rise and fall time -	—	t _{Rise}	—	5.4	—	ns
	С	high drive strength (load = 50 pF) ⁴		t _{Fall}		4.6		ns

Table 7. Control timing (continued)

- 1. Typical values are based on characterization data at V_{DD} = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range -40 °C to 105 °C.




Figure 10. KBIPx timing

5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

С	Function	Symbol	Min	Мах	Unit
D	External clock frequency	f _{TCLK}	0	f _{Bus} /4	Hz
D	External clock period	t _{TCLK}	4	_	t _{cyc}

Table 8. FTM input timing

Table continues on the next page...

5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Board type	Symbo I	Description	64 LQFP	64 QFP	44 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	R _{θJA}	Thermal resistance, junction to ambient (natural convection)	71	61	75	86	97	°C/W	1, 2
Four-layer (2s2p)	Four-layer (2s2p) R _{0JA} Thermal resistance, junction to ambient (natural convection)		53	47	53	57	33	°C/W	1, 3
Single-layer (1S)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	59	50	62	72	81	°C/W	1, 3
Four-layer (2s2p)	R _{θJMA}	Thermal resistance, junction to ambient (200 ft./ min. air speed)	46	41	47	51	27	°C/W	1, 3
_	R _{θJB}	Thermal resistance, junction to board	35	32	34	33	12	°C/W	4
—	R _{θJC}	Thermal resistance, junction to case	20	23	20	24	1.3	°C/W	5
_	Ψ_{JT}	Thermal characterization parameter, junction to package top outside center (natural convection)	5	8	5	6	3	°C/W	6

Table 10. Thermal attributes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature (T_J) in $^{\circ}C$ can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$

Peripheral operating requirements and behaviors

Where:

 T_A = Ambient temperature, °C

 θ_{JA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts - chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins - user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

 $P_{\rm D} = \mathrm{K} \div (\mathrm{T_J} + 273 \ ^{\circ}\mathrm{C})$

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$

where K is a constant pertaining to the particular part. K can be determined by measuring P_D (at equilibrium) for an known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving the above equations iteratively for any value of T_A .

6 Peripheral operating requirements and behaviors

6.1 Core modules

6.1.1 SWD electricals

Table 11. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	20	MHz
J2	SWD_CLK cycle period	1/J1		ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20	_	ns
J4	SWD_CLK rise and fall times		3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10		ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3		ns

Table continues on the next page...

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)(continued)

Num	С	c	haracteristic	Symbol	Min	Typical ¹	Max	Unit
2	D	Lo	oad capacitors	C1, C2		See Note ²		
3	D	Feedback resistor	Low Frequency, Low-Power Mode ³	R _F		_	_	MΩ
			Low Frequency, High-Gain Mode		—	10	_	MΩ
			High Frequency, Low- Power Mode		—	1	_	MΩ
			High Frequency, High-Gain Mode		—	1	—	MΩ
4	D	Series resistor -	Low-Power Mode ³	R _S	_	0	_	kΩ
		Low Frequency	High-Gain Mode	-	_	200	_	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode ³	R _S	_	0	—	kΩ
	D	Series resistor -	4 MHz		_	0	_	kΩ
	D	High Frequency,	8 MHz		_	0	_	kΩ
	D		16 MHz	-	_	0	_	kΩ
6	С	Crystal start-up	Low range, low power	t _{CSTL}	_	1000		ms
	С	time low range = 32.768 kHz	Low range, high gain	-	_	800		ms
	С	crystal; High	High range, low power	t _{CSTH}	_	3	_	ms
	С	range = 20 MHz crystal ^{4,5}	High range, high gain	-	_	1.5		ms
7	Т	Internal re	eference start-up time	t _{IRST}	_	20	50	μs
8	Р	Internal referenc	e clock (IRC) frequency trim range	f _{int_t}	31.25	_	39.0625	kHz
9	Ρ	Internal reference clock frequency, factory trimmed [,]	T = 25 °C, V _{DD} = 5 V	f _{int_ft}	_	31.25	_	kHz
10	Р	DCO output frequency range	FLL reference = fint_t, flo, or fhi/RDIV	f _{dco}	32	_	40	MHz
11	Р	Factory trimmed internal oscillator accuracy	T = 25 °C, V _{DD} = 5 V	∆f _{int_ft}	-0.5	_	0.5	%
12	С	Deviation of IRC over	Over temperature range from -40 °C to 105°C	Δf_{int_t}	-1	_	0.5	%
		temperature when trimmed at T = 25 °C, $V_{DD} = 5 V$	Over temperature range from 0 °C to 105°C	Δf_{int_t}	-0.5	_	0.5	
13	С	Frequency accuracy of	Over temperature range from -40 °C to 105°C	$\Delta f_{dco_{ft}}$	-1.5	_	1	%
		DCO output using factory trim value	Over temperature range from 0 °C to 105°C	$\Delta f_{dco_{ft}}$	-1	_	1	

Table continues on the next page...

Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)(continued)

Num	С	Characteristic	Symbol	Min	Typical ¹	Мах	Unit
14	С	FLL acquisition time ^{4,6}	t _{Acquire}	_	_	2	ms
15	С	Long term jitter of DCO output clock (averaged over 2 ms interval) ⁷	C _{Jitter}		0.02	0.2	%f _{dco}

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C₁,C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Typical crystal or resonator circuit

6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min ¹	Typical ²	Max ³	Unit ⁴
D	Supply voltage for program/erase –40 °C to 105 °C	V _{prog/erase}	2.7		5.5	V
D	Supply voltage for read operation	V _{Read}	2.7	—	5.5	V

Table 13. Flash and EEPROM characteristics

Table continues on the next page...

6.4 Analog

0			•		I	11	0
Characteri stic	Conditions	Symbol	Min	Typ ¹	Max	Unit	Comment
Reference	• Low	V _{REFL}	V_{SSA}	—	V _{SSA}	V	—
potential	• High	V _{REFH}	V_{DDA}	_	V _{DDA}		
Supply	Absolute	V _{DDA}	2.7	—	5.5	V	—
voltage	Delta to V_{DD} (V_{DD} - V_{DDA})	ΔV_{DDA}	-100	0	+100	mV	—
Ground voltage	Delta to V_{SS} (V_{SS} - V_{SSA})	ΔV _{SSA}	-100	0	+100	mV	-
Input voltage		V _{ADIN}	V _{REFL}	—	V _{REFH}	V	_
Input capacitance		C _{ADIN}	—	4.5	5.5	pF	-
Input resistance		R _{ADIN}	—	3	5	kΩ	_
Analog source	12-bit mode	R _{AS}	_	_	2	kΩ	External to
resistance	• $f_{ADCK} > 4 \text{ MHz}$ • $f_{ADCK} < 4 \text{ MHz}$		_	_	5		MCU
	10-bit mode • f _{ADCK} > 4 MHz		_		5		
	• $f_{ADCK} < 4 \text{ MHz}$		—	_	10		
-	8-bit mode		_	_	10		
	(all valid f _{ADCK})						
ADC	High speed (ADLPC=0)	f _{ADCK}	0.4	—	8.0	MHz	_
conversion clock frequency	Low power (ADLPC=1)		0.4		4.0		

6.4.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25°C, f_{ADCK}=1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 16. ADC input impedance equivalency diagram

Table 15. 12-bit ADC characteristics	$(V_{REFH} = V_{DDA})$, V _{REFL} = V _{SSA})
--------------------------------------	------------------------	--

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Мах	Unit
Supply current		Т	I _{DDA}		133		μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	—	218	_	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I _{DDA}	—	327	_	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I _{DDA}	_	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I _{DDA}	—	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f _{ADACK}	2	3.3	5	MHz

Table continues on the next page ...

Characteristic	Conditions	С	Symbol	Min	Typ ¹	Мах	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample	Short sample (ADLSMP = 0)	Т	t _{ADC}	—	20		ADCK cycles
time)	Long sample (ADLSMP = 1)			_	40	_	
Sample time	Short sample (ADLSMP = 0)	Т	t _{ADS}	—	3.5	_	ADCK cycles
	Long sample (ADLSMP = 1)			_	23.5		
Total unadjusted	12-bit mode ³	Т	E _{TUE}	—	±3.6		LSB ⁴
Error ²	10-bit mode	Р		_	±1.5	±2.0	
	8-bit mode	Т	-	_	±0.7	±1.0	
Differential Non- Liniarity	12-bit mode	Т	DNL	_	±1.0	_	LSB ⁴
	10-bit mode ⁵	Р		_	±0.25	±0.5	
	8-bit mode ⁵	Т	-	_	±0.15	±0.25	
Integral Non-Linearity	12-bit mode ³	Т	INL	_	±1.0	_	LSB ⁴
	10-bit mode	Т	-	_	±0.3	±0.5	
	8-bit mode	Т	-	_	±0.15	±0.25	
Zero-scale error ⁶	12-bit mode	С	E _{ZS}	_	±2.0	_	LSB ⁴
	10-bit mode	Р	-	_	±0.25	±1.0	
	8-bit mode	Т	-	_	±0.65	±1.0	
Full-scale error ⁷	12-bit mode	Т	E _{FS}	_	±2.5	_	LSB ⁴
	10-bit mode	Т	-	_	±0.5	±1.0	1
	8-bit mode	Т		_	±0.5	±1.0	
Quantization error	≤12 bit modes	D	EQ	_	—	±0.5	LSB ⁴
Input leakage error ⁸	all modes	D	E _{IL}		I _{In} * R _{AS}		mV
Temp sensor slope	-40 °C–25 °C	D	m	_	3.266	_	mV/°C
	25 °C–125 °C			_	3.638	_	1
Temp sensor voltage	25 °C	D	V _{TEMP25}		1.396	_	V

Table 15.	12-bit ADC characteristics	$(V_{REFH} = V_{DDA})$, V _{REFL} =	V _{SSA}) (continued)
-----------	----------------------------	------------------------	-----------------------	--------------------------------

1. Typical values assume V_{DDA} = 5.0 V, Temp = 25 °C, f_{ADCK} =1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

2. Includes quantization

- 3. This parameter is valid for the temperature range of 25 $^\circ\text{C}$ to 50 $^\circ\text{C}.$
- 4. 1 LSB = ($V_{REFH} V_{REFL}$)/2^N
- 5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
- 6. $V_{ADIN} = V_{SSA}$
- 7. $V_{ADIN} = V_{DDA}$
- 8. I_{In} = leakage current (refer to DC characteristics)

6.4.2 Analog comparator (ACMP) electricals Table 16. Comparator electrical specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V_{DDA}	2.7	—	5.5	V
Т	Supply current (Operation mode)	I _{DDA}	—	10	20	μA
D	Analog input voltage	V _{AIN}	V _{SS} - 0.3		V _{DDA}	V
Р	Analog input offset voltage	V _{AIO}	—	—	40	mV
С	Analog comparator hysteresis (HYST=0)	V _H	—	15	20	mV
С	Analog comparator hysteresis (HYST=1)	V _H		20	30	mV
Т	Supply current (Off mode)	IDDAOFF	—	60	—	nA
С	Propagation Delay	t _D		0.4	1	μs

6.5 Communication interfaces

6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to 20% V_{DD} and 80% V_{DD} , unless noted, and 25 pF load on all SPI pins. All timing assumes high-drive strength is enabled for SPI output pins.

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	f _{Bus} /2048	f _{Bus} /2	Hz	f _{Bus} is the bus clock
2	t _{SPSCK}	SPSCK period	2 x t _{Bus}	2048 x t _{Bus}	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1/2	—	t _{SPSCK}	
4	t _{Lag}	Enable lag time	1/2	—	t _{SPSCK}	
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} – 30	1024 x t _{Bus}	ns	
6	t _{SU}	Data setup time (inputs)	8	—	ns	
7	t _{HI}	Data hold time (inputs)	8	—	ns	
8	t _v	Data valid (after SPSCK edge)	—	25	ns	—
9	t _{HO}	Data hold time (outputs)	20	—	ns	_
10	t _{RI}	Rise time input	—	t _{Bus} – 25	ns	—


Table 17. SPI master mode timing

Table continues on the next page...

Peripheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t _{FI}	Fall time input				
11	t _{RO}	Rise time output	—	25	ns	—
	t _{FO}	Fall time output				

Table 17. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.




Figure 17. SPI master mode timing (CPHA=0)

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

Peripheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
1	f _{op}	Frequency of operation	0	f _{Bus} /4	Hz	f _{Bus} is the bus clock as defined in Control timing.
2	t _{SPSCK}	SPSCK period	4 x t _{Bus}	—	ns	$t_{Bus} = 1/f_{Bus}$
3	t _{Lead}	Enable lead time	1	—	t _{Bus}	-
4	t _{Lag}	Enable lag time	1	—	t _{Bus}	-
5	t _{WSPSCK}	Clock (SPSCK) high or low time	t _{Bus} - 30	—	ns	-
6	t _{SU}	Data setup time (inputs)	15	—	ns	-
7	t _{HI}	Data hold time (inputs)	25	—	ns	-
8	t _a	Slave access time	—	t _{Bus}	ns	Time to data active from high-impedance state
9	t _{dis}	Slave MISO disable time	-	t _{Bus}	ns	Hold time to high- impedance state
10	t _v	Data valid (after SPSCK edge)		25	ns	—
11	t _{HO}	Data hold time (outputs)	0	—	ns	—
12	t _{RI}	Rise time input	—	t _{Bus} - 25	ns	_
	t _{FI}	Fall time input				
13	t _{RO}	Rise time output	_	25	ns	—
	t _{FO}	Fall time output				






Figure 19. SPI slave mode timing (CPHA = 0)


Pinout

- 2. VREFH and VDDA are internally connected.
- 3. VSSA and VSS are internally connected.
- 4. This is a true open-drain pin when operated as output.

Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. Table 19 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.


8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

2. True open drain pins





Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

High source/sink curren
 True open drain pins





Figure 22. 44-pin LQFP package

1. High source/sink current pins 2. True open drain pins

Figure 23. 32-pin LQFP package



1. High source/sink current pins

2. True open drain pins

Figure 24. 32-pin QFN package

9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes	
2	3/2014	Initial public release.	
3	10/2014	 Added new package of 32-pin QFN information Updated pin-out Updated key features of UART, KBI and ADC in the front page Added a note to the Max. in Supply current characteristics Updated footnote f_{OSC} = 10 MHz (crystal) in EMC radiated emissions operating behaviors Added a new section of Thermal operating requirements Updated NVM specifications Added reference potential in ADC characteristics Updated to "All timing assumes high-drive strength is enabled for SPI output pins." in SPI switching specifications 	
4	07/2016	• Updated the Typical value of E_{TUE} in 12-bit mode and added a note to the 12-bit mode of E_{TUE} and INL in the ADC characteristics.	