

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I²C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	37
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LQFP
Supplier Device Package	44-LQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z64vld4r">https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z64vld4r</a>

Field	Description	Values
T	Temperature range (°C)	<ul style="list-style-type: none"> <li>• V = -40 to 105</li> </ul>
PP	Package identifier	<ul style="list-style-type: none"> <li>• LC = 32 LQFP (7 mm x 7 mm)</li> <li>• FM = 32 QFN (5 mm x 5 mm)</li> <li>• LD = 44 LQFP (10 mm x 10 mm)</li> <li>• QH = 64 QFP (14 mm x 14 mm)</li> <li>• LH = 64 LQFP (10 mm x 10 mm)</li> </ul>
CC	Maximum CPU frequency (MHz)	<ul style="list-style-type: none"> <li>• 4 = 40 MHz</li> </ul>
N	Packaging type	<ul style="list-style-type: none"> <li>• R = Tape and reel</li> <li>• (Blank) = Trays</li> </ul>

## 2.4 Example

This is an example part number:

MKE02Z64VQH4

## 3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

**Table 1. Parameter classifications**

P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

### NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$T_{STG}$	Storage temperature	-55	150	°C	<a href="#">1</a>
$T_{SDR}$	Solder temperature, lead-free	—	260	°C	<a href="#">2</a>

1. Determined according to JEDEC Standard JESD22-A103, *High Temperature Storage Life*.
2. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.2 Moisture handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
MSL	Moisture sensitivity level	—	3	—	<a href="#">1</a>

1. Determined according to IPC/JEDEC Standard J-STD-020, *Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices*.

### 4.3 ESD handling ratings

Symbol	Description	Min.	Max.	Unit	Notes
$V_{HBM}$	Electrostatic discharge voltage, human body model	-6000	+6000	V	<a href="#">1</a>
$V_{CDM}$	Electrostatic discharge voltage, charged-device model	-500	+500	V	<a href="#">2</a>
$I_{LAT}$	Latch-up current at ambient temperature of 125°C	-100	+100	mA	<a href="#">3</a>

1. Determined according to JEDEC Standard JESD22-A114, *Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)*.
2. Determined according to JEDEC Standard JESD22-C101, *Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components*.
3. Determined according to JEDEC Standard JESD78D, *IC Latch-up Test*.
  - Test was performed at 125 °C case temperature (Class II).
  - I/O pins pass  $\pm 100$  mA I-test with  $I_{DD}$  current limit at 800 mA.
  - I/O pins pass +60/-100 mA I-test with  $I_{DD}$  current limit at 1000 mA.
  - Supply groups pass 1.5 V<sub>ccmax</sub>.
  - RESET pin was only tested with negative I-test due to product conditioning requirement.

## 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

**Table 2. Voltage and current operating ratings**

Symbol	Description	Min.	Max.	Unit
$V_{DD}$	Digital supply voltage	-0.3	6.0	V
$I_{DD}$	Maximum current into $V_{DD}$	—	120	mA
$V_{IN}$	Input voltage except true open drain pins	-0.3	$V_{DD} + 0.3^1$	V
	Input voltage of true open drain pins	-0.3	6	V
$I_D$	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
$V_{DDA}$	Analog supply voltage	$V_{DD} - 0.3$	$V_{DD} + 0.3$	V

1. Maximum rating of  $V_{DD}$  also applies to  $V_{IN}$ .

## 5 General

### 5.1 Nonswitching electrical specifications

#### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

**Table 3. DC characteristics**

Symbol	C	Descriptions	Min	Typical <sup>1</sup>	Max	Unit
—	—	Operating voltage	—	2.7	—	V


*Table continues on the next page...*

## Nonswitching electrical specifications


**Table 3. DC characteristics (continued)**

Symbol	C	Descriptions			Min	Typical <sup>1</sup>	Max	Unit
$V_{OH}$	P	Output high voltage	All I/O pins, except PTA2 and PTA3, standard-drive strength	5 V, $I_{load} = -5 \text{ mA}$	$V_{DD} - 0.8$	—	—	V
	C			3 V, $I_{load} = -2.5 \text{ mA}$	$V_{DD} - 0.8$	—	—	V
	P		High current drive pins, high-drive strength <sup>2</sup>	5 V, $I_{load} = -20 \text{ mA}$	$V_{DD} - 0.8$	—	—	V
	C			3 V, $I_{load} = -10 \text{ mA}$	$V_{DD} - 0.8$	—	—	V
$I_{OHT}$	D	Output high current	Max total $I_{OH}$ for all ports	5 V	—	—	-100	mA
				3 V	—	—	-60	
$V_{OL}$	P	Output low voltage	All I/O pins, standard-drive strength	5 V, $I_{load} = 5 \text{ mA}$	—	—	0.8	V
	C			3 V, $I_{load} = 2.5 \text{ mA}$	—	—	0.8	V
	P		High current drive pins, high-drive strength <sup>2</sup>	5 V, $I_{load} = 20 \text{ mA}$	—	—	0.8	V
	C			3 V, $I_{load} = 10 \text{ mA}$	—	—	0.8	V
$I_{OLT}$	D	Output low current	Max total $I_{OL}$ for all ports	5 V	—	—	100	mA
				3 V	—	—	60	
$V_{IH}$	P	Input high voltage	All digital inputs	$4.5 \leq V_{DD} < 5.5 \text{ V}$	$0.65 \times V_{DD}$	—	—	V
				$2.7 \leq V_{DD} < 4.5 \text{ V}$	$0.70 \times V_{DD}$	—	—	
$V_{IL}$	P	Input low voltage	All digital inputs	$4.5 \leq V_{DD} < 5.5 \text{ V}$	—	—	$0.35 \times V_{DD}$	V
				$2.7 \leq V_{DD} < 4.5 \text{ V}$	—	—	$0.30 \times V_{DD}$	
$V_{hys}$	C	Input hysteresis	All digital inputs	—	$0.06 \times V_{DD}$	—	—	mV
$ I_{In} $	P	Input leakage current	Per pin (pins in high impedance input mode)	$V_{IN} = V_{DD}$ or $V_{SS}$	—	0.1	1	$\mu\text{A}$
$ I_{INTOT} $	C	Total leakage combined for all port pins	Pins in high impedance input mode	$V_{IN} = V_{DD}$ or $V_{SS}$	—	—	2	$\mu\text{A}$
$R_{PU}$	P	Pullup resistors	All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3)	—	30.0	—	50.0	$\text{k}\Omega$
$R_{PU}^3$	P	Pullup resistors	PTA2 and PTA3 pins	—	30.0	—	60.0	$\text{k}\Omega$
$I_{IC}$	D	DC injection current <sup>4, 5, 6</sup>	Single pin limit	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-2	—	2	mA
			Total MCU limit, includes sum of all stressed pins		-5	—	25	
$C_{in}$	C	Input capacitance, all pins		—	—	—	7	pF
$V_{RAM}$	C	RAM retention voltage		—	2.0	—	—	V


1. Typical values are measured at 25 °C. Characterized, not tested.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 support high current output.




**Figure 3. Typical  $V_{DD} - V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD} = 5$  V)**



**Figure 4. Typical  $V_{DD} - V_{OH}$  Vs.  $I_{OH}$  (high drive strength) ( $V_{DD} = 3$  V)**



**Figure 5. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 5$  V)**



**Figure 6. Typical  $V_{OL}$  Vs.  $I_{OL}$  (standard drive strength) ( $V_{DD} = 3$  V)**




Figure 7. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 5$  V)




Figure 8. Typical  $V_{OL}$  Vs.  $I_{OL}$  (high drive strength) ( $V_{DD} = 3$  V)

## 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

**Table 5. Supply current characteristics**

C	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
C	Run supply current FEI mode, all modules clocks enabled; run from flash	RI <sub>DD</sub>	40/20 MHz	5	7.8	—	mA	−40 to 105 °C
C			20/20 MHz		6.7	—		
C			10/10 MHz		4.5	—		
C			1/1 MHz		1.5	—		
C			40/20 MHz	3	7.7	—		
C			20/20 MHz		6.6	—		
C			10/10 MHz		4.4	—		
C			1/1 MHz		1.45	—		
C	Run supply current FEI mode, all modules clocks disabled; run from flash	RI <sub>DD</sub>	40/20 MHz	5	6.3	—	mA	−40 to 105 °C
C			20/20 MHz		5.3	—		
C			10/10 MHz		3.7	—		
C			1/1 MHz		1.5	—		
C			40/20 MHz	3	6.2	—		
C			20/20 MHz		5.3	—		
C			10/10 MHz		3.7	—		
C			1/1 MHz		1.4	—		
C	Run supply current FBE mode, all modules clocks enabled; run from RAM	RI <sub>DD</sub>	40/20 MHz	5	10.3	—	mA	−40 to 105 °C
P			20/20 MHz		9	14.8		
C			10/10 MHz		5.2	—		
C			1/1 MHz		1.45	—		
C			40/20 MHz	3	10.2	—		
P			20/20 MHz		8.8	11.8		
C			10/10 MHz		5.1	—		
C			1/1 MHz		1.4	—		
C	Run supply current FBE mode, all modules clocks disabled; run from RAM	RI <sub>DD</sub>	40/20 MHz	5	8.9	—	mA	−40 to 105 °C
P			20/20 MHz		8	12.3		
C			10/10 MHz		4.4	—		
C			1/1 MHz		1.35	—		
C			40/20 MHz	3	8.8	—		
P			20/20 MHz		7.8	9.2		
C			10/10 MHz		4.2	—		
C			1/1 MHz		1.3	—		

Table continues on the next page...

## Peripheral operating requirements and behaviors

Where:

$T_A$  = Ambient temperature, °C

$\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

$P_D = P_{int} + P_{I/O}$

$P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

$P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_D = K \div (T_J + 273 \text{ } ^\circ\text{C})$$

Solving the equations above for K gives:

$$K = P_D \times (T_A + 273 \text{ } ^\circ\text{C}) + \theta_{JA} \times (P_D)^2$$

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

#### 6.1.1 SWD electricals



Table 11. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation <ul style="list-style-type: none"><li>• Serial wire debug</li></ul>	0	20	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width <ul style="list-style-type: none"><li>• Serial wire debug</li></ul>	20	—	ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	—	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3	—	ns

Table continues on the next page...

**Table 11. SWD full voltage range electricals (continued)**

Symbol	Description	Min.	Max.	Unit
J11	SWD_CLK high to SWD_DIO data valid	—	35	ns
J12	SWD_CLK high to SWD_DIO high-Z	5	—	ns

**Figure 13. Serial wire clock input timing****Figure 14. Serial wire data timing**

## 6.2 External oscillator (OSC) and ICS characteristics

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)**

Num	C	Characteristic		Symbol	Min	Typical <sup>1</sup>	Max	Unit
1	C	Crystal or resonator frequency	Low range (RANGE = 0)	f <sub>lo</sub>	31.25	32.768	39.0625	kHz
	C		High range (RANGE = 1)	f <sub>hi</sub>	4	—	20	MHz

Table continues on the next page...

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**


Num	C	Characteristic		Symbol	Min	Typical <sup>1</sup>	Max	Unit
2	D	Load capacitors		C1, C2	See Note <sup>2</sup>			
3	D	Feedback resistor	Low Frequency, Low-Power Mode <sup>3</sup>	R <sub>F</sub>	—	—	—	MΩ
			Low Frequency, High-Gain Mode		—	10	—	MΩ
			High Frequency, Low-Power Mode		—	1	—	MΩ
			High Frequency, High-Gain Mode		—	1	—	MΩ
4	D	Series resistor - Low Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	—	0	—	kΩ
			High-Gain Mode		—	200	—	kΩ
5	D	Series resistor - High Frequency	Low-Power Mode <sup>3</sup>	R <sub>S</sub>	—	0	—	kΩ
	D	Series resistor - High Frequency, High-Gain Mode	4 MHz		—	0	—	kΩ
	D		8 MHz		—	0	—	kΩ
	D		16 MHz		—	0	—	kΩ
6	C	Crystal start-up time low range = 32.768 kHz crystal; High range = 20 MHz crystal <sup>4,5</sup>	Low range, low power	t <sub>CSTL</sub>	—	1000	—	ms
	C		Low range, high gain		—	800	—	ms
	C		High range, low power	t <sub>CSTH</sub>	—	3	—	ms
	C		High range, high gain		—	1.5	—	ms
7	T	Internal reference start-up time		t <sub>IRST</sub>	—	20	50	μs
8	P	Internal reference clock (IRC) frequency trim range		f <sub>int_t</sub>	31.25	—	39.0625	kHz
9	P	Internal reference clock frequency, factory trimmed	T = 25 °C, V <sub>DD</sub> = 5 V	f <sub>int_ft</sub>	—	31.25	—	kHz
10	P	DCO output frequency range	FLL reference = f <sub>int_t</sub> , f <sub>lo</sub> , or f <sub>hi</sub> /RDIV	f <sub>dco</sub>	32	—	40	MHz
11	P	Factory trimmed internal oscillator accuracy	T = 25 °C, V <sub>DD</sub> = 5 V	Δf <sub>int_ft</sub>	-0.5	—	0.5	%
12	C	Deviation of IRC over temperature when trimmed at T = 25 °C, V <sub>DD</sub> = 5 V	Over temperature range from -40 °C to 105°C	Δf <sub>int_t</sub>	-1	—	0.5	%
			Over temperature range from 0 °C to 105°C	Δf <sub>int_t</sub>	-0.5	—	0.5	
13	C	Frequency accuracy of DCO output using factory trim value	Over temperature range from -40 °C to 105°C	Δf <sub>dco_ft</sub>	-1.5	—	1	%
			Over temperature range from 0 °C to 105°C	Δf <sub>dco_ft</sub>	-1	—	1	

Table continues on the next page...

**Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)  
(continued)**

Num	C	Characteristic	Symbol	Min	Typical <sup>1</sup>	Max	Unit
14	C	FLL acquisition time <sup>4,6</sup>	$t_{\text{Acquire}}$	—	—	2	ms
15	C	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>7</sup>	$C_{\text{Jitter}}$	—	0.02	0.2	% $f_{\text{dco}}$

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.
2. See crystal or resonator manufacturer's recommendation.
3. Load capacitors ( $C_1, C_2$ ), feedback resistor ( $R_F$ ) and series resistor ( $R_S$ ) are incorporated internally when RANGE = HGO = 0.
4. This parameter is characterized and not tested on each device.
5. Proper PC board layout procedures must be followed to achieve specifications.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum  $f_{\text{Bus}}$ . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via  $V_{\text{DD}}$  and  $V_{\text{SS}}$  and variation in crystal oscillator frequency increase the  $C_{\text{Jitter}}$  percentage for a given interval.

**Figure 15. Typical crystal or resonator circuit**

## 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

**Table 13. Flash and EEPROM characteristics**

C	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase -40 °C to 105 °C	$V_{\text{prog/erase}}$	2.7	—	5.5	V
D	Supply voltage for read operation	$V_{\text{Read}}$	2.7	—	5.5	V

Table continues on the next page...

**Table 13. Flash and EEPROM characteristics  
(continued)**

C	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	NVM Bus frequency	f <sub>NVMBUS</sub>	1	—	25	MHz
D	NVM Operating frequency	f <sub>NVMOP</sub>	0.8	1	1.05	MHz
D	Erase Verify All Blocks	t <sub>VFYALL</sub>	—	—	17338	t <sub>cyc</sub>
D	Erase Verify Flash Block	t <sub>RD1BLK</sub>	—	—	16913	t <sub>cyc</sub>
D	Erase Verify EEPROM Block	t <sub>RD1BLK</sub>	—	—	810	t <sub>cyc</sub>
D	Erase Verify Flash Section	t <sub>RD1SEC</sub>	—	—	484	t <sub>cyc</sub>
D	Erase Verify EEPROM Section	t <sub>DRD1SEC</sub>	—	—	555	t <sub>cyc</sub>
D	Read Once	t <sub>RDONCE</sub>	—	—	450	t <sub>cyc</sub>
D	Program Flash (2 word)	t <sub>PGM2</sub>	0.12	0.12	0.29	ms
D	Program Flash (4 word)	t <sub>PGM4</sub>	0.20	0.21	0.46	ms
D	Program Once	t <sub>PGMONCE</sub>	0.20	0.21	0.21	ms
D	Program EEPROM (1 Byte)	t <sub>DPGM1</sub>	0.10	0.10	0.27	ms
D	Program EEPROM (2 Byte)	t <sub>DPGM2</sub>	0.17	0.18	0.43	ms
D	Program EEPROM (3 Byte)	t <sub>DPGM3</sub>	0.25	0.26	0.60	ms
D	Program EEPROM (4 Byte)	t <sub>DPGM4</sub>	0.32	0.33	0.77	ms
D	Erase All Blocks	t <sub>ERSALL</sub>	96.01	100.78	101.49	ms
D	Erase Flash Block	t <sub>ERSBLK</sub>	95.98	100.75	101.44	ms
D	Erase Flash Sector	t <sub>ERSPG</sub>	19.10	20.05	20.08	ms
D	Erase EEPROM Sector	t <sub>DERSPG</sub>	4.81	5.05	20.57	ms
D	Unsecure Flash	t <sub>UNSECU</sub>	96.01	100.78	101.48	ms
D	Verify Backdoor Access Key	t <sub>VFYKEY</sub>	—	—	464	t <sub>cyc</sub>
D	Set User Margin Level	t <sub>MLOADU</sub>	—	—	407	t <sub>cyc</sub>
C	FLASH Program/erase endurance T <sub>L</sub> to T <sub>H</sub> = -40 °C to 105 °C	n <sub>FLPE</sub>	10 k	100 k	—	Cycles
C	EEPROM Program/erase endurance T <sub>L</sub> to TH = -40 °C to 105 °C	n <sub>FLPE</sub>	50 k	500 k	—	Cycles
C	Data retention at an average junction temperature of T <sub>Javg</sub> = 85°C after up to 10,000 program/erase cycles	t <sub>D_ret</sub>	15	100	—	years

1. Minimum times are based on maximum f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>

2. Typical times are based on typical f<sub>NVMOP</sub> and maximum f<sub>NVMBUS</sub>

3. Maximum times are based on typical f<sub>NVMOP</sub> and typical f<sub>NVMBUS</sub> plus aging

4. t<sub>cyc</sub> = 1 / f<sub>NVMBUS</sub>

Program and erase operations do not require any special power sources other than the normal V<sub>DD</sub> supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

## 6.4 Analog

### 6.4.1 ADC characteristics

Table 14. 5 V 12-bit ADC operating conditions

Characteristic	Conditions	Symbol	Min	Typ <sup>1</sup>	Max	Unit	Comment
Reference potential	• Low • High	$V_{REFL}$ $V_{REFH}$	$V_{SSA}$ $V_{DDA}$	— —	$V_{SSA}$ $V_{DDA}$	V	—
Supply voltage	Absolute	$V_{DDA}$	2.7	—	5.5	V	—
	Delta to $V_{DD}$ ( $V_{DD}-V_{DDA}$ )	$\Delta V_{DDA}$	-100	0	+100	mV	—
Ground voltage	Delta to $V_{SS}$ ( $V_{SS}-V_{SSA}$ )	$\Delta V_{SSA}$	-100	0	+100	mV	—
Input voltage		$V_{ADIN}$	$V_{REFL}$	—	$V_{REFH}$	V	—
Input capacitance		$C_{ADIN}$	—	4.5	5.5	pF	—
Input resistance		$R_{ADIN}$	—	3	5	kΩ	—
Analog source resistance	12-bit mode • $f_{ADCK} > 4$ MHz • $f_{ADCK} < 4$ MHz	$R_{AS}$	—	—	2	kΩ	External to MCU
	—		—	—	5		
	10-bit mode • $f_{ADCK} > 4$ MHz • $f_{ADCK} < 4$ MHz		—	—	5		
	—		—	—	10		
	8-bit mode (all valid $f_{ADCK}$ )		—	—	10		
ADC conversion clock frequency	High speed (ADLPC=0)	$f_{ADCK}$	0.4	—	8.0	MHz	—
	Low power (ADLPC=1)		0.4	—	4.0		

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25°C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.




Figure 16. ADC input impedance equivalency diagram

 Table 15. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ )


Characteristic	Conditions	C	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current ADLPC = 1 ADLSMP = 1 ADCO = 1		T	I <sub>DDA</sub>	—	133	—	µA
Supply current ADLPC = 1 ADLSMP = 0 ADCO = 1		T	I <sub>DDA</sub>	—	218	—	µA
Supply current ADLPC = 0 ADLSMP = 1 ADCO = 1		T	I <sub>DDA</sub>	—	327	—	µA
Supply current ADLPC = 0 ADLSMP = 0 ADCO = 1		T	I <sub>DDA</sub>	—	582	990	µA
Supply current	Stop, reset, module off	T	I <sub>DDA</sub>	—	0.011	1	µA
ADC asynchronous clock source	High speed (ADLPC = 0)	P	f <sub>ADACK</sub>	2	3.3	5	MHz

Table continues on the next page...

**Table 15. 12-bit ADC characteristics ( $V_{REFH} = V_{DDA}$ ,  $V_{REFL} = V_{SSA}$ ) (continued)**

Characteristic	Conditions	C	Symbol	Min	Typ <sup>1</sup>	Max	Unit
	Low power (ADLPC = 1)			1.25	2	3.3	
Conversion time (including sample time)	Short sample (ADLSMP = 0)	T	$t_{ADC}$	—	20	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	40	—	
Sample time	Short sample (ADLSMP = 0)	T	$t_{ADS}$	—	3.5	—	ADCK cycles
	Long sample (ADLSMP = 1)			—	23.5	—	
Total unadjusted Error <sup>2</sup>	12-bit mode <sup>3</sup>	T	$E_{TUE}$	—	$\pm 3.6$	—	LSB <sup>4</sup>
	10-bit mode	P		—	$\pm 1.5$	$\pm 2.0$	
	8-bit mode	T		—	$\pm 0.7$	$\pm 1.0$	
Differential Non-Linearity	12-bit mode	T	DNL	—	$\pm 1.0$	—	LSB <sup>4</sup>
	10-bit mode <sup>5</sup>	P		—	$\pm 0.25$	$\pm 0.5$	
	8-bit mode <sup>5</sup>	T		—	$\pm 0.15$	$\pm 0.25$	
Integral Non-Linearity	12-bit mode <sup>3</sup>	T	INL	—	$\pm 1.0$	—	LSB <sup>4</sup>
	10-bit mode	T		—	$\pm 0.3$	$\pm 0.5$	
	8-bit mode	T		—	$\pm 0.15$	$\pm 0.25$	
Zero-scale error <sup>6</sup>	12-bit mode	C	$E_{ZS}$	—	$\pm 2.0$	—	LSB <sup>4</sup>
	10-bit mode	P		—	$\pm 0.25$	$\pm 1.0$	
	8-bit mode	T		—	$\pm 0.65$	$\pm 1.0$	
Full-scale error <sup>7</sup>	12-bit mode	T	$E_{FS}$	—	$\pm 2.5$	—	LSB <sup>4</sup>
	10-bit mode	T		—	$\pm 0.5$	$\pm 1.0$	
	8-bit mode	T		—	$\pm 0.5$	$\pm 1.0$	
Quantization error	$\leq 12$ bit modes	D	$E_Q$	—	—	$\pm 0.5$	LSB <sup>4</sup>
Input leakage error <sup>8</sup>	all modes	D	$E_{IL}$	$I_{In} * R_{AS}$			mV
Temp sensor slope	-40 °C–25 °C	D	m	—	3.266	—	mV/°C
	25 °C–125 °C			—	3.638	—	
Temp sensor voltage	25 °C	D	$V_{TEMP25}$	—	1.396	—	V

1. Typical values assume  $V_{DDA} = 5.0$  V, Temp = 25 °C,  $f_{ADCK}=1.0$  MHz unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization
3. This parameter is valid for the temperature range of 25 °C to 50 °C.
4. 1 LSB =  $(V_{REFH} - V_{REFL})/2^N$
5. Monotonicity and no-missing-codes guaranteed in 10-bit and 8-bit modes
6.  $V_{ADIN} = V_{SSA}$
7.  $V_{ADIN} = V_{DDA}$
8.  $I_{In}$  = leakage current (refer to DC characteristics)



NOTE: Not defined

**Figure 20. SPI slave mode timing (CPHA=1)**

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.


To find a package drawing, go to [nxp.com](http://nxp.com) and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
32-pin QFN	98ASA00473D
44-pin LQFP	98ASS23225W
64-pin QFP	98ASB42844B
64-pin LQFP	98ASS23234W

**Table 19. Pin availability by package pin-count (continued)**

Pin Number			Lowest Priority <--> Highest				
64-QFP/ LQFP	44-LQFP	32- LQFP/QFN	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4
28	—	—	PTF6	—	—	—	ADC0_SE14
29	—	—	PTF5	—	—	—	ADC0_SE13
30	—	—	PTF4	—	—	—	ADC0_SE12
31	21	15	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1	ADC0_SE7
32	22	16	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ADC0_SE6
33	23	17	PTB1	KBI0_P5	UART0_TX	—	ADC0_SE5
34	24	18	PTB0	KBI0_P4	UART0_RX	—	ADC0_SE4
35	—	—	PTF3	—	—	—	—
36	—	—	PTF2	—	—	—	—
37	25	19	PTA7	—	FTM2_FLT2	ACMP1_IN1	ADC0_SE3
38	26	20	PTA6	—	FTM2_FLT1	ACMP1_IN0	ADC0_SE2
39	—	—	PTE4	—	—	—	—
40	27	—	—	—	—	—	VSS
41	28	—	—	—	—	—	VDD
42	—	—	PTF1	—	—	—	—
43	—	—	PTF0	—	—	—	—
44	29	—	PTD4	KBI1_P4	—	—	—
45	30	21	PTD3	KBI1_P3	SPI1_PCS0	—	—
46	31	22	PTD2	KBI1_P2	SPI1_MISO	—	—
47	32	23	PTA3 <sup>4</sup>	KBI0_P3	UART0_TX	I2C0_SCL	—
48	33	24	PTA2 <sup>4</sup>	KBI0_P2	UART0_RX	I2C0_SDA	—
49	34	25	PTA1	KBI0_P1	FTM0_CH1	ACMP0_IN1	ADC0_SE1
50	35	26	PTA0	KBI0_P0	FTM0_CH0	ACMP0_IN0	ADC0_SE0
51	36	27	PTC7	—	UART1_TX	—	—
52	37	28	PTC6	—	UART1_RX	—	—
53	—	—	PTE3	—	SPI0_PCS0	—	—
54	38	—	PTE2	—	SPI0_MISO	—	—
55	—	—	PTG3	—	—	—	—
56	—	—	PTG2	—	—	—	—
57	—	—	PTG1	—	—	—	—
58	—	—	PTG0	—	—	—	—
59	39	—	PTE1 <sup>1</sup>	—	SPI0_MOSI	—	—
60	40	—	PTE0 <sup>1</sup>	—	SPI0_SCK	FTM1_CLK	—
61	41	29	PTC5	—	FTM1_CH1	—	RTCO
62	42	30	PTC4	RTCO	FTM1_CH0	ACMP0_IN2	SWD_CLK
63	43	31	PTA5	IRQ	FTM0_CLK	—	RESET
64	44	32	PTA4	—	ACMP0_OUT	—	SWD_DIO


1. This is a high-current drive pin when operated as output.



Pins in **bold** are not available on less pin-count packages.

1. High source/sink current pins
2. True open drain pins


**Figure 22. 44-pin LQFP package**



1. High source/sink current pins
2. True open drain pins

**Figure 23. 32-pin LQFP package**

## Revision history



1. High source/sink current pins
2. True open drain pins

**Figure 24. 32-pin QFN package**

## 9 Revision history

The following table provides a revision history for this document.

**Table 20. Revision history**

Rev. No.	Date	Substantial Changes
2	3/2014	Initial public release.
3	10/2014	<ul style="list-style-type: none"> <li>• Added new package of 32-pin QFN information</li> <li>• Updated pin-out</li> <li>• Updated key features of UART, KBI and ADC in the front page</li> <li>• Added a note to the Max. in <a href="#">Supply current characteristics</a></li> <li>• Updated footnote <math>f_{OSC} = 10</math> MHz (crystal) in <a href="#">EMC radiated emissions operating behaviors</a></li> <li>• Added a new section of <a href="#">Thermal operating requirements</a></li> <li>• Updated <a href="#">NVM specifications</a></li> <li>• Added reference potential in <a href="#">ADC characteristics</a></li> <li>• Updated to "All timing assumes high-drive strength is enabled for SPI output pins." in <a href="#">SPI switching specifications</a></li> </ul>
4	07/2016	<ul style="list-style-type: none"> <li>• Updated the Typical value of <math>E_{TUE}</math> in 12-bit mode and added a note to the 12-bit mode of <math>E_{TUE}</math> and INL in the <a href="#">ADC characteristics</a>.</li> </ul>