# E·XFL

### NXP USA Inc. - MKE02Z64VQH4 Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	40MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	LVD, PWM, WDT
Number of I/O	57
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 5.5V
Data Converters	A/D 16x12b; D/A 2x6b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-QFP
Supplier Device Package	64-QFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/mke02z64vqh4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either  $V_{SS}$  or  $V_{DD}$ ) or the programmable pullup resistor associated with the pin is enabled.

Symbol	Description	Min.	Max.	Unit
V <sub>DD</sub>	Digital supply voltage	-0.3	6.0	V
I <sub>DD</sub>	Maximum current into V <sub>DD</sub>	—	120	mA
V <sub>IN</sub>	Input voltage except true open drain pins	-0.3	V <sub>DD</sub> + 0.3 <sup>1</sup>	V
	Input voltage of true open drain pins	-0.3	6	V
۱ <sub>D</sub>	Instantaneous maximum current single pin limit (applies to all port pins)	-25	25	mA
V <sub>DDA</sub>	Analog supply voltage	V <sub>DD</sub> – 0.3	V <sub>DD</sub> + 0.3	V

 Table 2.
 Voltage and current operating ratings

1. Maximum rating of  $V_{\text{DD}}$  also applies to  $V_{\text{IN}}.$ 

# 5 General

# 5.1 Nonswitching electrical specifications

## 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Symbol	С	Descriptions		Min	Typical <sup>1</sup>	Max	Unit
—	—	Operating voltage	_	2.7	_	5.5	V

Table continues on the next page ...



 $I_{OH}(mA)$  Figure 3. Typical V<sub>DD</sub>-V<sub>OH</sub> Vs. I<sub>OH</sub> (high drive strength) (V<sub>DD</sub> = 5 V)



I<sub>OH</sub>(mA)

Figure 4. Typical  $V_{DD}$ - $V_{OH}$  Vs. I<sub>OH</sub> (high drive strength) ( $V_{DD}$  = 3 V)



I<sub>OL</sub>(mA)

Figure 5. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 5 V)



I<sub>OL</sub>(mA)

Figure 6. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (standard drive strength) (V<sub>DD</sub> = 3 V)



I<sub>OL</sub>(mA)

Figure 7. Typical V<sub>OL</sub> Vs.  $I_{OL}$  (high drive strength) (V<sub>DD</sub> = 5 V)



 $I_{OL}(mA) \label{eq:IOL}$  Figure 8. Typical V<sub>OL</sub> Vs. I<sub>OL</sub> (high drive strength) (V\_{DD} = 3 V)

### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
С	Run supply current FEI	RI <sub>DD</sub>	40/20 MHz	5	7.8	_	mA	–40 to 105 °C
С	mode, all modules clocks		20/20 MHz		6.7	_		
С			10/10 MHz		4.5	_	1	
			1/1 MHz		1.5	—	1	
С			40/20 MHz	3	7.7	_	]	
С			20/20 MHz		6.6	—	]	
С			10/10 MHz		4.4	—	]	
			1/1 MHz		1.45	_	]	
С	Run supply current FEI	RI <sub>DD</sub>	40/20 MHz	5	6.3	—	mA	–40 to 105 °C
С	mode, all modules clocks		20/20 MHz		5.3	—	]	
С			10/10 MHz		3.7	_	]	
			1/1 MHz		1.5	_		
С			40/20 MHz	3	6.2	_		
С			20/20 MHz		5.3	_	]	
С			10/10 MHz		3.7	_		
			1/1 MHz		1.4	_		
С	Run supply current FBE	RI <sub>DD</sub>	40/20 MHz	5	10.3	_	mA	–40 to 105 °C
Р	mode, all modules clocks enabled: run from BAM		20/20 MHz		9	14.8		
С			10/10 MHz		5.2	_		
			1/1 MHz		1.45			
С			40/20 MHz	3	10.2	_		
Р			20/20 MHz		8.8	11.8		
С			10/10 MHz		5.1			
			1/1 MHz		1.4			
С	Run supply current FBE	RI <sub>DD</sub>	40/20 MHz	5	8.9		mA	–40 to 105 °C
Р	mode, all modules clocks		20/20 MHz		8	12.3		
С			10/10 MHz		4.4			
			1/1 MHz		1.35	—		
С			40/20 MHz	3	8.8			
Р			20/20 MHz		7.8	9.2		
С			10/10 MHz		4.2			
			1/1 MHz		1.3			

Table 5. Supply current characteristics

Table continues on the next page ...

С	Parameter	Symbol	Core/Bus Freq	V <sub>DD</sub> (V)	Typical <sup>1</sup>	Max <sup>2</sup>	Unit	Temp
С	Wait mode current FEI	WI <sub>DD</sub>	40/20 MHz	5	6.4	—	mA	–40 to 105 °C
Р	mode, all modules clocks		20/20 MHz		5.5	_	1	
С	chabled		20/10 MHz		3.5	—	]	
			1/1 MHz		1.4	—	]	
С			40/20 MHz	3	6.3	—	]	
С			20/20 MHz		5.4	—		
			10/10 MHz		3.4	—	]	
			1/1 MHz		1.4	—		
Р	Stop mode supply current	SI <sub>DD</sub>		5	2	85	μA	–40 to 105 °C
Р	no clocks active (except 1 kHz LPO clock) <sup>3</sup>		_	3	1.9	80		–40 to 105 °C
С	ADC adder to Stop	_	—	5	86 (64-, 44-	—	μA	–40 to 105 °C
	ADLPC = 1				pin packages)			
	ADLSMP = 1				42 (32-pin			
	ADCO = 1				package)			
С	MODE = 10B			3	82 (64-, 44-	—		
	ADICLK = 11B				pin packages)			
					41 (32-pin package)			
С	ACMP adder to Stop		—	5	12	—	μA	–40 to 105 °C
С				3	12			
С	LVD adder to stop <sup>4</sup>	_	_	5	128		μA	–40 to 105 °C
С				3	124			

Table 5. Supply current characteristics (continued)

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

2. The Max current is observed at high temperature of 105 °C.

3. RTC adder causes I<sub>DD</sub> to increase typically by less than 1 µA; RTC clock source is 1 kHz LPO clock.

4. LVD is periodically woken up from Stop by 5% duty cycle. The period is equal to or less than 2 ms.

## 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following applications notes, available on **nxp.com** for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers

#### Switching specifications

- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCU-Based Systems

### 5.1.3.1 EMC radiated emissions operating behaviors Table 6. EMC radiated emissions operating behaviors for 64-pin QFP package

Symbol	Description	Frequency band (MHz)	Тур.	Unit	Notes
V <sub>RE1</sub>	Radiated emissions voltage, band 1	0.15–50	14	dBµV	1, 2
V <sub>RE2</sub>	Radiated emissions voltage, band 2	50–150	15	dBµV	
V <sub>RE3</sub>	Radiated emissions voltage, band 3	150–500	3	dBµV	
V <sub>RE4</sub>	Radiated emissions voltage, band 4	500–1000	4	dBµV	•
V <sub>RE_IEC</sub>	IEC level	0.15–1000	М	—	2, 3

- Determined according to IEC Standard 61967-1, Integrated Circuits Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions – TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
- 2.  $V_{DD} = 5.0 \text{ V}$ ,  $T_A = 25 \text{ °C}$ ,  $f_{OSC} = 10 \text{ MHz}$  (crystal),  $f_{BUS} = 20 \text{ MHz}$
- 3. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions TEM Cell and Wideband TEM Cell Method

## 5.2 Switching specifications

## 5.2.1 Control timing

Num	С	Rating		Symbol	Min	Typical <sup>1</sup>	Мах	Unit
1	D	System and core clock		f <sub>Sys</sub>	DC	—	40	MHz
2	Р	Bus frequency (t <sub>cyc</sub> = 1/f <sub>Bus</sub> )		f <sub>Bus</sub>	DC	—	20	MHz
3	Р	Internal low power oscillato	r frequency	f <sub>LPO</sub>	0.67	1.0	1.25	KHz
4	D	External reset pulse width <sup>2</sup>		t <sub>extrst</sub>	1.5 ×	—	—	ns
					t <sub>cyc</sub>			
5	D	Reset low drive		t <sub>rstdrv</sub>	$34  imes t_{cyc}$	—	—	ns
6	D	IRQ pulse width	Asynchronous path <sup>2</sup>	tı∟ıн	100	_	_	ns
	D		Synchronous path <sup>3</sup>	t <sub>IHIL</sub>	$1.5 \times t_{cyc}$		—	ns

### Table 7. Control timing

Table continues on the next page...

Num	С	Rating	l	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
7	D	Keyboard interrupt pulse width	Asynchronous path <sup>2</sup>	tı∟ıн	100	_	_	ns
	D		Synchronous path	t <sub>IHIL</sub>	$1.5  imes t_{cyc}$		—	ns
8	С	Port rise and fall time -	_	t <sub>Rise</sub>	—	10.2	—	ns
	С	Normal drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	—	9.5		ns
	С	Port rise and fall time -		t <sub>Rise</sub>	—	5.4	—	ns
	С	high drive strength (load = 50 pF) <sup>4</sup>		t <sub>Fall</sub>	—	4.6		ns

Table 7. Control timing (continued)

- 1. Typical values are based on characterization data at  $V_{DD}$  = 5.0 V, 25 °C unless otherwise stated.
- 2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
- 3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
- 4. Timing is shown with respect to 20% V<sub>DD</sub> and 80% V<sub>DD</sub> levels. Temperature range -40 °C to 105 °C.



Figure 10. KBIPx timing

### 5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

С	Function	Symbol	Min	Мах	Unit
D	External clock frequency	f <sub>TCLK</sub>	0	f <sub>Bus</sub> /4	Hz
D	External clock period	t <sub>TCLK</sub>	4		t <sub>cyc</sub>

Table 8. FTM input timing

Table continues on the next page...

Thermal specifications

С	Function	Symbol	Min	Мах	Unit
D	External clock high time	t <sub>clkh</sub>	1.5	_	t <sub>cyc</sub>
D	External clock low time	t <sub>clkl</sub>	1.5	_	t <sub>cyc</sub>
D	Input capture pulse width	t <sub>ICPW</sub>	1.5	_	t <sub>cyc</sub>

 Table 8. FTM input timing (continued)



Figure 11. Timer external clock



Figure 12. Timer input capture pulse

# 5.3 Thermal specifications

### 5.3.1 Thermal operating requirements

#### Table 9. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit	Notes
TJ	Die junction temperature	-40	125	°C	
T <sub>A</sub>	Ambient temperature	-40	105	°C	1

1. Maximum  $T_A$  can be exceeded only if the user ensures that  $T_J$  does not exceed maximum  $T_J$ . The simplest method to determine  $T_J$  is:  $T_J = T_A + \theta_{JA} x$  chip power dissipation

### 5.3.2 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take  $P_{I/O}$  into account in power calculations, determine the difference between actual pin voltage and  $V_{SS}$  or  $V_{DD}$  and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and  $V_{SS}$  or  $V_{DD}$  will be very small.

Board type	Symbo I	Description	64 LQFP	64 QFP	44 LQFP	32 LQFP	32 QFN	Unit	Notes
Single-layer (1S)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	71	61	75	86	97	°C/W	1, 2
Four-layer (2s2p)	R <sub>θJA</sub>	Thermal resistance, junction to ambient (natural convection)	53	47	53	57	33	°C/W	1, 3
Single-layer (1S)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	59	50	62	72	81	°C/W	1, 3
Four-layer (2s2p)	R <sub>θJMA</sub>	Thermal resistance, junction to ambient (200 ft./ min. air speed)	46	41	47	51	27	°C/W	1, 3
_	$R_{ heta JB}$	DJB Thermal resistance, junction to board		32	34	33	12	°C/W	4
—	— R <sub>θJC</sub> Thermal resistance, junction to case		20	23	20	24	1.3	°C/W	5
_	Ψ <sub>JT</sub> Thermal characterization       ματα     Ψ <sub>JT</sub> Thermal characterization     parameter, junction to       package top outside center     (natural convection)		5	8	5	6	3	°C/W	6

Table 10. Thermal attributes

- 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
- 3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

### The average chip-junction temperature $(T_J)$ in $^{\circ}C$ can be obtained from:

 $T_J = T_A + (P_D \times \theta_{JA})$ 

#### Peripheral operating requirements and behaviors

Where:

 $T_A$  = Ambient temperature, °C

 $\theta_{JA}$  = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$ 

 $P_{int} = I_{DD} \times V_{DD}$ , Watts - chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins - user determined

For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

 $P_{\rm D} = \mathrm{K} \div (\mathrm{T_J} + 273 \ ^{\circ}\mathrm{C})$ 

Solving the equations above for K gives:

 $\mathbf{K} = \mathbf{P}_{\mathrm{D}} \times (\mathbf{T}_{\mathrm{A}} + 273 \ ^{\circ}\mathrm{C}) + \mathbf{\theta}_{\mathrm{JA}} \times (\mathbf{P}_{\mathrm{D}})^{2}$ 

where K is a constant pertaining to the particular part. K can be determined by measuring  $P_D$  (at equilibrium) for an known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving the above equations iteratively for any value of  $T_A$ .

# 6 Peripheral operating requirements and behaviors

## 6.1 Core modules

### 6.1.1 SWD electricals

Table 11. SWD full voltage range electricals

Symbol	Description	Min.	Max.	Unit
	Operating voltage	2.7	5.5	V
J1	SWD_CLK frequency of operation			
	Serial wire debug	0	20	MHz
J2	SWD_CLK cycle period	1/J1	—	ns
J3	SWD_CLK clock pulse width			
	Serial wire debug	20		ns
J4	SWD_CLK rise and fall times	—	3	ns
J9	SWD_DIO input data setup time to SWD_CLK rise	10	_	ns
J10	SWD_DIO input data hold time after SWD_CLK rise	3		ns

Table continues on the next page...

# Table 12. OSC and ICS specifications (temperature range = -40 to 105 °C ambient)(continued)

Num	С	Characteristic	Symbol	Min	Typical <sup>1</sup>	Мах	Unit
14	С	FLL acquisition time <sup>4,6</sup>	t <sub>Acquire</sub>	—	—	2	ms
15	С	Long term jitter of DCO output clock (averaged over 2 ms interval) <sup>7</sup>	C <sub>Jitter</sub>	_	0.02	0.2	%f <sub>dco</sub>

1. Data in Typical column was characterized at 5.0 V, 25 °C or is typical recommended value.

- 2. See crystal or resonator manufacturer's recommendation.
- Load capacitors (C<sub>1</sub>,C<sub>2</sub>), feedback resistor (R<sub>F</sub>) and series resistor (R<sub>S</sub>) are incorporated internally when RANGE = HGO = 0.
- 4. This parameter is characterized and not tested on each device.
- 5. Proper PC board layout procedures must be followed to achieve specifications.
- This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
- 7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.



Figure 15. Typical crystal or resonator circuit

### 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash and EEPROM memories.

С	Characteristic	Symbol	Min <sup>1</sup>	Typical <sup>2</sup>	Max <sup>3</sup>	Unit <sup>4</sup>
D	Supply voltage for program/erase –40 °C to 105 °C	V <sub>prog/erase</sub>	2.7	_	5.5	V
D	Supply voltage for read operation	V <sub>Read</sub>	2.7		5.5	V

Table 13. Flash and EEPROM characteristics

Table continues on the next page...



Figure 16. ADC input impedance equivalency diagram

Table 15.	12-bit ADC	characteristics	(V <sub>REFH</sub> =	V <sub>DDA</sub> ,	$V_{REFL} = V$	V <sub>SSA</sub> )
-----------	------------	-----------------	----------------------	--------------------	----------------	--------------------

Characteristic	Conditions	С	Symbol	Min	Typ <sup>1</sup>	Max	Unit
Supply current		Т	I <sub>DDA</sub>	—	133	—	μA
ADLPC = 1							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	—	218	—	μA
ADLPC = 1							
ADLSMP = 0							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	_	327	—	μA
ADLPC = 0							
ADLSMP = 1							
ADCO = 1							
Supply current		Т	I <sub>DDA</sub>	—	582	990	μA
ADLPC = 0							
ADLSMP = 0							
ADCO = 1							
Supply current	Stop, reset, module off	Т	I <sub>DDA</sub>	_	0.011	1	μA
ADC asynchronous clock source	High speed (ADLPC = 0)	Р	f <sub>ADACK</sub>	2	3.3	5	MHz

Table continues on the next page...

#### Peripheral operating requirements and behaviors

Nu m.	Symbol	Description	Min.	Max.	Unit	Comment
	t <sub>FI</sub>	Fall time input				
11	t <sub>RO</sub>	Rise time output	—	25	ns	—
	t <sub>FO</sub>	Fall time output				

### Table 17. SPI master mode timing (continued)



1. If configured as an output.

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.



### Figure 17. SPI master mode timing (CPHA=0)

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

### Figure 18. SPI master mode timing (CPHA=1)





Figure 20. SPI slave mode timing (CPHA=1)

# 7 Dimensions

## 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to **nxp.com** and perform a keyword search for the drawing's document number:

If you want the drawing for this package	Then use this document number
32-pin LQFP	98ASH70029A
32-pin QFN	98ASA00473D
44-pin LQFP	98ASS23225W
64-pin QFP	98ASB42844B
64-pin LQFP	98ASS23234W

# 8 Pinout

# 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

	Pin Number		Lowest Priority <> Highest							
64-QFP/ LQFP	44-LQFP	32- LQFP/QFN	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4			
1	1	1	PTD1 <sup>1</sup>	KBI1_P1	FTM2_CH3	SPI1_MOSI	—			
2	2	2	PTD0 <sup>1</sup>	KBI1_P0	FTM2_CH2	SPI1_SCK	—			
3	_	—	PTH7	—	—	—	—			
4	_	_	PTH6	—	_	—	—			
5	3	—	PTE7		FTM2_CLK	_	FTM1_CH1			
6	4	—	PTH2	—	BUSOUT	—	FTM1_CH0			
7	5	3	_	_	_	_	VDD			
8	6	4	—		_	VDDA	VREFH <sup>2</sup>			
9	7	5	_	—	—	—	VREFL			
10	8	6	_		_	VSSA	VSS <sup>3</sup>			
11	9	7	PTB7		I2C0_SCL		EXTAL			
12	10	8	PTB6	—	I2C0_SDA	—	XTAL			
13	11	_	_	—	—	—	VSS			
14	_	—	PTH1 <sup>1</sup>		FTM2_CH1		—			
15	_	—	PTH0 <sup>1</sup>	—	FTM2_CH0	—	—			
16	—	—	PTE6		_	_	—			
17	_	—	PTE5				—			
18	12	9	PTB5 <sup>1</sup>	FTM2_CH5	SPI0_PCS0	ACMP1_OUT	—			
19	13	10	PTB4 <sup>1</sup>	FTM2_CH4	SPI0_MISO	NMI	ACMP1_IN2			
20	14	11	PTC3	FTM2_CH3	_	—	ADC0_SE11			
21	15	12	PTC2	FTM2_CH2	—	—	ADC0_SE10			
22	16	—	PTD7	KBI1_P7	UART2_TX	_	—			
23	17	—	PTD6	KBI1_P6	UART2_RX	—	—			
24	18	—	PTD5	KBI1_P5	—	—	—			
25	19	13	PTC1	—	FTM2_CH1	—	ADC0_SE9			
26	20	14	PTC0	—	FTM2_CH0	—	ADC0_SE8			
27	_	_	PTF7	_	_	—	ADC0_SE15			

Table 19. Pin availability by package pin-count

Table continues on the next page...

	Pin Number		Lowest Priority <> Highest						
64-QFP/ LQFP	44-LQFP	32- LQFP/QFN	Port Pin	Alt 1	Alt 2	Alt 3	Alt 4		
28	_		PTF6		_	_	ADC0_SE14		
29	_	—	PTF5	_	—		ADC0_SE13		
30	_	_	PTF4		_		ADC0_SE12		
31	21	15	PTB3	KBI0_P7	SPI0_MOSI	FTM0_CH1	ADC0_SE7		
32	22	16	PTB2	KBI0_P6	SPI0_SCK	FTM0_CH0	ADC0_SE6		
33	23	17	PTB1	KBI0_P5	UART0_TX		ADC0_SE5		
34	24	18	PTB0	KBI0_P4	UART0_RX		ADC0_SE4		
35	_	—	PTF3	_	—		—		
36	—	—	PTF2	_	—		—		
37	25	19	PTA7	—	FTM2_FLT2	ACMP1_IN1	ADC0_SE3		
38	26	20	PTA6	—	FTM2_FLT1	ACMP1_IN0	ADC0_SE2		
39	_	_	PTE4	—	—		—		
40	27	_	—	—	—		VSS		
41	28	_	_	—	_		VDD		
42	—	—	PTF1	—	—	—	—		
43	—	—	PTF0	—	—	—	—		
44	29	—	PTD4	KBI1_P4	—		—		
45	30	21	PTD3	KBI1_P3	SPI1_PCS0	—	—		
46	31	22	PTD2	KBI1_P2	SPI1_MISO	—	—		
47	32	23	PTA3 <sup>4</sup>	KBI0_P3	UART0_TX	I2C0_SCL	—		
48	33	24	PTA2 <sup>4</sup>	KBI0_P2	UART0_RX	I2C0_SDA	—		
49	34	25	PTA1	KBI0_P1	FTM0_CH1	ACMP0_IN1	ADC0_SE1		
50	35	26	PTA0	KBI0_P0	FTM0_CH0	ACMP0_IN0	ADC0_SE0		
51	36	27	PTC7	—	UART1_TX	—	—		
52	37	28	PTC6	—	UART1_RX	—	—		
53	—	—	PTE3	—	SPI0_PCS0	—	—		
54	38	—	PTE2	_	SPI0_MISO				
55	—	—	PTG3	—	—	—	—		
56	—	—	PTG2	_	—		_		
57	—	—	PTG1	_	—	_	—		
58	—	—	PTG0		—	—	—		
59	39	—	PTE1 <sup>1</sup>	_	SPI0_MOSI		_		
60	40	—	PTE0 <sup>1</sup>		SPI0_SCK	FTM1_CLK			
61	41	29	PTC5		FTM1_CH1		RTCO		
62	42	30	PTC4	RTCO	FTM1_CH0	ACMP0_IN2	SWD_CLK		
63	43	31	PTA5	IRQ	FTM0_CLK		RESET		
64	44	32	PTA4		ACMP0_OUT		SWD_DIO		

1. This is a high-current drive pin when operated as output.

#### Pinout

- 2. VREFH and VDDA are internally connected.
- 3. VSSA and VSS are internally connected.
- 4. This is a true open-drain pin when operated as output.

### Note

When an alternative function is first enabled, it is possible to get a spurious edge to the module. User software must clear any associated flags before interrupts are enabled. Table 19 illustrates the priority if multiple modules are enabled. The highest priority module will have control over the pin. Selecting a higher priority pin function with a lower priority function already enabled can cause spurious edges to the lower priority module. Disable all modules that share a pin before enabling another module.

### 8.2 Device pin assignment



Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

2. True open drain pins





Pins in **bold** are not available on less pin-count packages. 1. High source/sink current pins

High source/sink curren
 True open drain pins



#### Figure 22. 44-pin LQFP package

1. High source/sink current pins 2. True open drain pins

### Figure 23. 32-pin LQFP package



1. High source/sink current pins

2. True open drain pins

Figure 24. 32-pin QFN package

## 9 Revision history

The following table provides a revision history for this document.

Rev. No.	Date	Substantial Changes
2	3/2014	Initial public release.
3	10/2014	<ul> <li>Added new package of 32-pin QFN information</li> <li>Updated pin-out</li> <li>Updated key features of UART, KBI and ADC in the front page</li> <li>Added a note to the Max. in Supply current characteristics</li> <li>Updated footnote f<sub>OSC</sub> = 10 MHz (crystal) in EMC radiated emissions operating behaviors</li> <li>Added a new section of Thermal operating requirements</li> <li>Updated NVM specifications</li> <li>Added reference potential in ADC characteristics</li> <li>Updated to "All timing assumes high-drive strength is enabled for SPI output pins." in SPI switching specifications</li> </ul>
4	07/2016	<ul> <li>Updated the Typical value of E<sub>TUE</sub> in 12-bit mode and added a note to the 12-bit mode of E<sub>TUE</sub> and INL in the ADC characteristics.</li> </ul>