



#### Welcome to E-XFL.COM

#### **Understanding Embedded - Microprocessors**

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

#### Applications of **Embedded - Microprocessors**

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Obsolete
Core Processor	MIPS-I
Number of Cores/Bus Width	1 Core, 64-Bit
Speed	100MHz
Co-Processors/DSP	System Control; CP0
RAM Controllers	-
Graphics Acceleration	No
Display & Interface Controllers	
Ethernet	-
SATA	-
USB	-
Voltage - I/O	5.0V
Operating Temperature	0°C ~ 85°C (TC)
Security Features	-
Package / Case	208-BFQFP Exposed Pad
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/idt79r4700-100dp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

I <sub>0</sub>	11	21	1R	2R	1A	2A	1D	2D	1W	2W			-	
I <sub>1</sub>			11	21	1R	2R	1A	2A	1D	2D	1W	2W		
I <sub>2</sub>					11	21	1R	2R	1A	2A	1D	2D	1W	•••
				-										-
l <sub>3</sub>							11	21	1R	2R	1A	2A	1D	•••
														-
I <sub>4</sub>									11	21	1R	2R	1A	•••
												•	•	-
									one	cycle				

#### Key to Figure

- 1I-1R Instruction cache access
- 2I Instruction virtual-to-physical address translation in ITLB
- 2A-2D Data cache access and load align
- 1D Data virtual-to-physical address translation in DTLB
- 1D-2D Virtual-to-physical address translation in JTLB
- 2R Register file read
- 2R Bypass calculation
- 2R Instruction decode
- 2R Branch address calculation
- 1A Issue or slip decision
- 1A-2A Integer add, logical, shift
- 1A Data virtual address calculation
- 2A Store align
- 1A Branch decision
- 2W Register file write

#### Figure 3 RC4700 Pipeline Stages

occurrence of an interlock or stall, a required number of processor internal cycles must occur between an integer multiply or divide and a subsequent MFHI or MFLO operation.

Operation	32-bit	64-bit
MULT	6 - 9	7 - 10
DIV	42	74

# **Floating-Point Co-Processor**

The RC4700 incorporates a complete floating-point co-processor on chip and includes a floating-point register file and execution units. The floating-point co-processor forms a "seamless" interface with the integer unit, decoding and executing instructions in parallel with the integer unit.

## **Floating-Point Units**

The RC4700 floating-point execution units support single and double precision arithmetic, as specified in the IEEE Standard 754. The execution unit is separated into a multiply unit and a combined add/convert/ divide/square root unit. Overlap of multiplies and add/subtract is supported. The multiplier is partially pipelined, allowing a new multiply to begin every four cycles.

The RC4700 maintains fully precise floating-point exceptions while allowing both overlapped and pipelined operations. Precise exceptions are extremely important in mission-critical environments and highly desirable for debugging in any environment.

The floating-point unit operation's set includes floating-point add, subtract, multiply, divide, square root, conversion between fixed-point and floating-point format, conversion among floating-point formats and floating-point compare. These operations comply with the IEEE Standard 754.

Table 1 lists the latencies of some of the floating-point instructions in internal processor cycles. Note that multiplies are pipelined so that a new multiply can be initiated every four pipeline cycles

## **Floating-Point General Register File**

The floating-point register file is made up of thirty-two 64-bit registers. With the LDC1 and SDC1 instructions the floating-point unit can take advantage of the 64-bit wide data cache and issue a co-processor load or store doubleword instruction in every cycle.

The floating-point control register space contains two registers: one for determining configuration and revision information for the coprocessor and one for control and status information. These are primarily involved with diagnostic software, exception handling, state saving and restoring, and control of rounding modes.

Operation	Single Precision	Double Precision	
ADD	4	4	
SUB	4	4	
MUL	4	5	
DIV	32	61	
SQRT	31	60	
CMP	3	3	
FIX	4	4	
FLOAT	6	6	
ABS	1	1	
MOV	1	1	
NEG	1	1	
LWC1, LDC1	2	2	
SWC1, SDC1	1	1	

Table 1 RC4700 Instruction Latencies

# **System Control Co-processor (CP0)**

The system control co-processor in the MIPS architecture is responsible for the virtual memory sub-system, the exception control system and the diagnostics capability of the processor. In the MIPS architecture, the system control co-processor (and thus the kernel software) is implementation dependent.

## **System Control Co-Processor Registers**

The RC4700 incorporates all system control co-processor (CP0) registers, on-chip. These registers (shown in Figure 1 on page 2) provide the path through which the virtual memory system's page mapping is examined and changed, exceptions are handled and operating modes are controlled (kernel vs. user mode, interrupts enabled or disabled, cache features). In addition, to aid in cache diagnostic testing and assist in data error detection, the RC4700 includes registers to implement a real-time cycle counting facility.

# Virtual-to-Physical Address Mapping

To establish a secure environment for user processing, the RC4700 provides the user, supervisor, and kernel modes of virtual addressing, available to system software. Bits in a status register determine which virtual addressing mode is used.

While in user mode, the RC4700 provides a single, uniform virtual address space of 256GB (2GB for 32-bit address mode). When operating in the kernel mode, four distinct virtual address spaces—totalling 1024GB (4GB in 32-bit address mode)—are simultaneously available and are differentiated by the high-order bits of the virtual address.

The RC4700 processor also supports a supervisor mode in which the virtual address space is 256.5GB (2.5GB in 32-bit address mode), divided into three regions that are based on the high-order bits of the virtual address. If the RC4700 is configured for 64-bit virtual addressing, the virtual address space layout is an upwardly compatible extension of the 32-bit virtual address space layout. Figure 4 on page 5 shows the address space layout for the 32-bit virtual address operation.

# **Memory Management Unit (MMU)**

The Memory management unit controls the virtual memory system page mapping. It consists of an instruction address translation buffer (the ITLB), a data address translation buffer (the DTLB), a Joint TLB (the JTLB), and co-processor registers used for the virtual memory mapping sub-system.

## **Instruction TLB (ITLB)**

The RC4700 also incorporates a two-entry instruction TLB. Each entry maps a 4KB page. The instruction TLB improves performance by allowing instruction address translation to occur in parallel with data address translation. When a miss occurs on an instruction address translation, the least-recently used ITLB entry is filled from the JTLB. The operation of the ITLB is invisible to the user.

## **Data TLB (DTLB)**

The RC4700 also incorporates a four-entry data TLB. Each entry maps a 4KB page. The data TLB improves performance by allowing data address translation to occur in parallel with instruction address translation. When a miss occurs on a data address translation, the DTLB is filled from the JTLB. The DTLB refill is pseudo-LRU: the least recently used entry of the least recently used half is filled. The operation of the DTLB is invisible to the user.

## Joint TLB (JTLB)

For fast virtual-to-physical address decoding, the RC4700 uses a large, fully associative TLB that maps 96 virtual pages to their corresponding physical addresses. The TLB is organized as 48 pairs of evenodd entries and maps a virtual address and address space identifier into the large, 64GB physical address space.

Two mechanisms are provided to assist in controlling the amount of mapped space and the replacement characteristics of various memory regions. First, the page size can be configured, on a per-entry basis, to map a page size of 4KB to 16MB (in multiples of 4). A CP0 register is loaded with the page size of a mapping, and that size is entered into the TLB when a new entry is written. Thus, operating systems can provide special purpose maps; for example, a typical frame buffer can be memory mapped using only one TLB entry.

The second mechanism controls the replacement algorithm, when a TLB miss occurs. The RC4700 provides a random replacement algorithm to select a TLB entry to be written with a new mapping; however, the processor provides a mechanism whereby a system specific number

of mappings can be locked into the TLB and avoid being randomly replaced. This facilitates the design of real-time systems, by allowing deterministic access to critical software.

The joint TLB also contains information to control the cache coherency protocol for each page. Specifically, each page has attribute bits to determine whether the coherency algorithm is uncached, non-coherent write-back, non-coherent write-through write-allocate or non-coherent write-through no write-allocate. Non-coherent write-back is typically used for both code and data on the RC4700; however, hardware-based cache coherency is not supported.

0xFFFFFFFF	Kernel virtual address space
0xE0000000	(kseg3) Mapped, 0.5GB
0xDFFFFFFF	Supervisor virtual address space (sseg)
	Mapped, 0.5GB
0xC0000000	
0xBFFFFFFF	Uncached kernel physical address space
0	(kseg1)
0xA0000000	Unmapped, 0.5GB
0x9FFFFFF	
	Cached kernel physical address space (kseg0)
	Unmapped, 0.5GB
0x8000000	
0x7FFFFFF	
	User virtual address space
	(useg)
	Mapped, 2.0GB
0x00000000	

Figure 4 Kernel Mode Virtual Addressing (32-bit Mode)

# **Cache Memory**

To keep the RC4700's high-performance pipeline full and operating efficiently, the RC4700 incorporates on-chip instruction and data caches that can be accessed in a single processor cycle. Each cache has its own 64-bit data path and can be accessed in parallel.

## **Instruction Cache**

The RC4700 incorporates a two-way set associative on-chip instruction cache. This virtually indexed, physically tagged cache is 16KB in size and is protected with word parity.

ValidOut\* and ValidIn\* are used by the RC4700 and the external device respectively to indicate that there is a valid command or data on the SysAD and SysCmd buses. The RC4700 asserts ValidOut\* when it is driving these buses with a valid command or data, and the external device drives ValidIn\* when it has control of the buses and is driving a valid command or data.

# **Non-overlapping System Interface**

The RC4700 bus uses a non-overlapping system interface. This means that only one processor request may be outstanding at a time and that the request must be serviced by an external device before the RC4700 issues another request. The RC4700 can issue read and write requests to an external device, and an external device can issue read and write requests to the RC4700.

For processor read transaction the RC4700 asserts ValidOut\* and simultaneously drives the address and read command on the SysAD and SysCmd buses. If the system interface has RdRdy\* asserted, then the processor tristates its drivers and releases the system interface to slave state by asserting Release\*. The external device can then begin sending the data.

Figure 5 on page 10 shows a processor block read request and the external agent read response. The read latency is four cycles (ValidOut\* to ValidIn\*), and the response data pattern is DDxxDD. Figure 6 on page 10 shows a processor block write.

#### Write Reissue and Pipeline Write

The RC4700 implements additional write protocols that have been designed to improve performance. This implementation doubles the effective write bandwidth. The write re-issue has a high repeat rate of two cycles per write. A write issues if WrRdy\* is asserted two cycles earlier and is still asserted at the issue cycle. If it is not still asserted, the last write re-issues again. Pipelined writes have the same two cycle per write repeat rate but can issue one additional write after WrRdy\* deasserts. They still follow the issue rule as R4x00 mode for other writes.

#### **External Requests**

The RC4700 responds to requests issued by an external device. The requests can take several forms. An external device may need to supply data in response to an RC4700 read request or it may need to gain control over the system interface bus to access other resources which may be on that bus. It also may issue requests to the processor, such as a request for the RC4700 to write to the RC4700 interrupt register. The RC4700 supports Write, Null, and Read Response external requests.

# **Boot-Time Options**

Fundamental operational modes for the processor are initialized by the boot-time mode control interface. The boot-time mode control interface is a serial interface operating at a very low frequency (MasterClock divided by 256). The low-frequency operation allows the initialization information to be kept in a low-cost serial EEPROM; alternatively, the 20-or-so bits could be generated by the system interface ASIC or a simple PAL.

Immediately after the VCCOK signal is asserted, the processor reads a bit stream of 256 bits to initialize all fundamental operational modes. After initialization is complete, the processor continues to drive the serial clock output, but no further initialization bits are read.

# **JTAG Interface**

The RC4700 supports the JTAG interface pins, with the serial input connected to serial output. Boundary scan is not supported.

# **Boot-Time Modes**

The boot-time serial mode stream is defined in Table 3. Bit 0 is the first bit presented to the processor when  $V_{CCOK}$  is asserted; bit 255 is the last.

# Power Management<sup>1</sup>

CP0 is also used to control the power management for the RC4700. This is the standby mode and can be used to reduce the power consumption of the internal core of the CPU. Standby mode is entered by executing the WAIT instruction with the SysAD bus idle and is exited by an interrupt.

# **Standby Mode Operations**

The RC4700 provides a means to reduce the amount of power consumed by the internal core when the CPU would otherwise not be performing any useful operations. This is known as "Standby Mode."

#### **Entering Standby Mode**

Executing the WAIT instruction enables interrupts and enters Standby mode. When the WAIT instruction finishes the W pipe-stage, if the SysAd bus is currently idle, the internal clocks will shut down, thus freezing the pipeline. The PLL, internal timer, some of the input pin clocks (Int[5:0]\*, NMI\*, ExtReq\*, Reset\*, and ColdReset\*), and the output clocks—TClock[1:0], RClock[1:0] SyncOut, Modeclock and MasterOut—will continue to run. If the conditions are not correct when the WAIT instruction finishes the W pipe-stage (such as the SysAd bus is not idle), the WAIT is treated as a NOP.

Once the CPU is in Standby Mode, any interrupt— including the internally generated timer interrupt—will cause the CPU to exit Standby Mode.

<sup>&</sup>lt;sup>1.</sup> The R4700 implements advanced power management, to substantially reduce the average power dissipation of the device. This operation is described in the *R4700 Microprocessor Hardware User's Manual.* 

#### **Thermal Considerations**

The RC4700 uses special packaging techniques to improve the thermal properties of high-speed processors. The RC4700 is packaged using cavity down packaging in a 179-pin PGA package, and a 208-lead QFP package. These packages effectively dissipate the power of the CPU, increasing device reliability.

The R4700 is guaranteed in a case temperature range of  $0^{\circ}$  to +85° C. The type of package, speed (power) of the device, and airflow conditions affect the equivalent ambient temperature conditions that will meet this specification.

The equivalent allowable ambient temperature, TA, can be calculated using the thermal resistance from case to ambient ( $\emptyset$ CA) of the given package. The following equation relates ambient and case temperatures:

TA = TC - P \* ØCA

where P is the maximum power consumption at hot temperature, calculated by using the maximum ICC specification for the device.

Typical values for ØCA at various airflows are shown in Table 2:.

			Q	ØCA		
Airflow (ft/min)	0	200	400	600	800	1000
PGA	16	7	5	3	2.5	2
QFP	21	13	10	9	8	7

Table 2: Thermal Resistance (ØCA) at Various Airflows

# **Revision History**

January 1996: Initial draft.

March 1997: Deleted data on 150MHz speed for 5V part only.

August 1997: Upgraded 80 to 175 MHz speed specs from "Preliminary" to "Final."

**June 1999:** Upgraded speed to 200MHz on 3V part specs. Package change to DP.

June 29, 2000: Added back 175 and 200 MHz speeds.

**April 10, 2001**: In the Data Output category of the System Interface Parameters tables, changed values in the Min column for all speeds from 1.0 to 0.

**December 5, 2008**: Removed IDT from ordering codes on Ordering Information page.

Mode bit	Description	Mode bit	Description
0	reserved (must be zero)	14:13	Output driver strength $10 \rightarrow 100\%$ strength (fastest), $11 \rightarrow 83\%$ strength, $00 \rightarrow 67\%$ strength, $01 \rightarrow 50\%$ strength (slowest)
4:1	Writeback data rate $0 \rightarrow \Delta$ , $1 \rightarrow DDx$ , $2 \rightarrow DDxx$ , $3 \rightarrow DxDx$ , $4 \rightarrow DDxxx$ , $5 \rightarrow DDxxxx$ , $6 \rightarrow DxxDxx$ , $7 \rightarrow DDxxxxx$ , $8 \rightarrow DxxxDxxx$ , $9 \rightarrow reserved$	bit 15	$0 \rightarrow \text{TClock}[0] \text{ enabled}$ $1 \rightarrow \text{TClock}[0] \text{ disabled}$
7:5	Clock divisor $0 \rightarrow 2$ , $1 \rightarrow 3$ , $2 \rightarrow 4$ , $3 \rightarrow 5$ , $4 \rightarrow 6$ , $5 \rightarrow 7$ , $6 \rightarrow 8$ , 7 reserved	bit 16	$0 \rightarrow \text{TClock}[1] \text{ enabled}$ 1 $\rightarrow \text{TClock}[1] \text{ disabled}$
8	$0 \rightarrow$ Little endian, $1 \rightarrow$ Big endian	bit 17	$0 \rightarrow \text{RClock}[0]$ enabled $1 \rightarrow \text{RClock}[0]$ disabled
10:9	$\begin{array}{c} 00 \longrightarrow R4000 \text{ compatible,} \\ 01 \longrightarrow \text{reserved,} \\ 10 \longrightarrow \text{pipelined writes,} \\ 11 \longrightarrow \text{write re-issue} \end{array}$	bit 18	$0 \rightarrow \text{RClock}[1] \text{ enabled}$ 1 $\rightarrow \text{RClock}[1] \text{ disabled}$
11	Disable the timer interrupt on Int[5]. $0 \rightarrow \text{Enabled}$ $1 \rightarrow \text{Disabled}$	255:19	Reserved (must be zero)
12	reserved (must be zero)		

Table 3 Boot-time Serial Mode Stream

TClock	
RClock	
SysAD Addr	Data0 Data1 Data2 Data3
SysCmd Read	CData CData CData
ValidOut*	
ValidIn*	
RdRdy*	
WrRdy*	
Release*	

Figure 5 Processor Block Read

TClock		
RClock		
SysAD	Addr Data0 Data1	Data2 Data3
SysCmd	Write CData CData	CData
ValidOut*		
ValidIn		
RdRdy*		
WrRdy*		
Release*		

Figure 6 Processor Block Write

# **Pin Description**

The table below provides a list of interface, interrupt and miscellaneous pins that are available on the RC4700. Note that signals marked with an asterisk are active when low. Boundary scan is not supported.

Pin Name	Туре	Description
System Interfa	ce	
ExtRqst*	I	External request Signals that the system interface needs to submit an external request.
Release*	0	<b>Release interface</b> Signals that the processor is releasing the system interface to slave state.
RdRdy*	I	Read Ready Signals that an external agent can now accept a processor read.
WrRdy*	I	Write Ready Signals that an external agent can now accept a processor write request.
ValidIn*	I	Valid Input Signals that an external agent is now driving a valid address or data on the SysAD bus and a valid com- mand or data identifier on the SysCmd bus.
ValidOut*	0	Valid output Signals that the processor is now driving a valid address or data on the SysAD bus and a valid command or data identifier on the SysCmd bus.
SysAD(63:0)	I/O	System address/data bus A 64-bit address and data bus for communication between the processor and an external agent.
SysADC(7:0)	I/O	System address/data check bus An 8-bit bus containing parity check bits for the SysAD bus during data bus cycles.
SysCmd(8:0)	I/O	System command/data identifier bus A 9-bit bus for command and data identifier transmission between the processor and an external agent.
SysCmdP	I/O	Reserved system command/data identifier bus parity for the R4700 unused on input and zero on output.
Clock/Control	Interface	
MasterClock	I	Master clock

MasterClock	I	Master clock Master clock input at one half the processor operating frequency.
MasterOut	0	Master clock out Master clock output aligned with MasterClock.
RClock(1:0)	0	Receive clocks Two identical receive clocks at the system interface frequency.
TClock(1:0)	0	Transmit clocks Two identical transmit clocks at the system interface frequency.
lOOut	0	Reserved for future output Always HIGH.
IOIn	I	Reserved for future input Should be driven HIGH.
SyncOut	0	Synchronization clock out Must be connected to SyncIn through an interconnect that models the interconnect between MasterOut, TClock, RClock, and the external agent.
SyncIn	I	Synchronization clock in Synchronization clock input. See SyncOut.
Fault*	0	Fault Always HIGH.

Pin Name	Туре	Description	
VccP	I	Quiet Vcc for PLL Quiet Vcc for the internal phase locked loop.	
VssP	I	Quiet Vss for PLL Quiet Vss for the internal phase locked loop.	

#### Interrupt Interface

Int*(5:0)	Ι	Interrupt Six general processor interrupts, bit-wise ORed with bits 5:0 of the interrupt register.
NMI*	I	Non-maskable interrupt Non-maskable interrupt, ORed with bit 6 of the interrupt register.

#### Initialization Interface

Vccok	I	Vcc is OK When asserted, this signal indicates to the R4700 that the power supply has been above the Vcc minimum for more than 100 milliseconds and will remain stable. The assertion of Vccok initiates the reading of the boot-time-mode-control serial stream.
ColdReset*	I	<b>Cold reset</b> This signal must be asserted for a power on reset or a cold reset. The clocks SClock, TClock, and RClock begin to cycle and are synchronized with the de-assertion edge of ColdReset. ColdReset must be de-asserted synchronously with MasterOut.
Reset*	I	<b>Reset</b> This signal must be asserted for any reset sequence. It may be asserted synchronously or asynchronously for a cold reset, or synchronously to initiate a warm reset. Reset must be de-asserted synchronously with MasterOut.
ModeClock	0	Boot-mode clock Serial boot-mode data clock output at the system clock frequency divided by two hundred fifty-six.
Modeln	I	Boot-mode data in Serial boot-mode data input.

# **Absolute Maximum Ratings**

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Symbol	Rating	RV4700 3.3V±5%	R4700 5.0V±5%	Unit
		Commercial	Commercial	
V <sub>TERM</sub>	Terminal Voltage with respect to GND	-0.5 <sup>1</sup> to +4.6	-0.5 <sup>1</sup> to +7.0	V
T <sub>C</sub>	Operating Temperature (case)	0 to +85	0 to +85	°C
T <sub>BIAS</sub>	Case Temperature Under Bias	–55 to +125	–55 to +125	°C
T <sub>STG</sub>	Storage Temperature	–55 to +125	–55 to +125	°C
I <sub>IN</sub>	DC Input Current	20 <sup>2</sup>	20 <sup>2</sup>	mA
I <sub>OUT</sub>	DC Output Current	50	50 <sup>3</sup>	mA

<sup>1</sup> V<sub>IN</sub> minimum = -2.0V for pulse width less than 15ns. V<sub>IN</sub> should not exceed V<sub>CC</sub> +0.5V.

 $^{2.}$  When V  $_{\rm IN}$  < 0.0V or V  $_{\rm IN}$  >V  $_{\rm CC}.$ 

<sup>3.</sup> Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.

# **AC Electrical Characteristics—R4700**

(V<sub>CC</sub>=5.0V  $\pm$  5%; T<sub>CASE</sub> = 0°C to +85°C)

## **Clock Parameters—R4700**

Parameter	Symbol	Test Conditions		R4700 80MHz		R4700 Domhz	R4700 133MHz		Units
			Min	Max	Min	Max	Min	Max	
MasterClock HIGH	t <sub>MCHIGH</sub>	$Transition \leq t_{MCRise}$	4	—	4	-	3	—	ns
MasterClock LOW	t <sub>MCLOW</sub>	$Transition \leq t_{MCFall}$	4	—	4	—	3	—	ns
MasterClock Frequency <sup>1</sup>	_	—	25	40	25	50	25	67	MHz
MasterClock Period	t <sub>MCP</sub>	—	25	40	20	40	15	40	ns
Clock Jitter for MasterClock	t <sub>JitterIn</sub> 2	—	—	±250	—	±250	—	±250	ps
Clock Jitter for MasterOut, SyncOut, TClock, RClock	t <sub>JitterOut</sub> 2	-	_	±500	-	±500	_	±500	ps
MasterClock Rise Time	t <sub>MCRise</sub> <sup>2</sup>	—	—	5.5	—	5	—	4	ns
MasterClock Fall Time	t <sub>MCFall</sub> <sup>2</sup>	—	—	5.5	—	5	—	4	ns
ModeClock Period	t <sub>ModeCKP</sub> <sup>2</sup>	—	—	256*t <sub>MCP</sub>	—	256*t <sub>MCP</sub>	—	256*t <sub>MCP</sub>	ns
JTAG Clock Period	t <sub>JTAGCKP</sub> <sup>2</sup>	—	—	4*t <sub>MCP</sub>	-	4*t <sub>MCP</sub>	—	4*t <sub>MCP</sub>	ns
SyncOut to SyncIn Delay	t <sub>Sync</sub> <sup>2,3</sup>	-	—	2*t <sub>MCP</sub>	-	2*t <sub>MCP</sub>	—	2*t <sub>MCP</sub>	ns

<sup>1.</sup> Operation of the R4700 is only guaranteed with the Phase Lock Loop enabled.

<sup>2.</sup> Guaranteed by design.

<sup>3</sup>. Rise and fall times of the Syncln signal must match those of MasterClock to avoid the introduction of additional clock skew.

## System Interface Parameters—R4700

Note: Timings are measured from 1.5V of the clock to 1.5V of the signal.

Parameter	Symbol	Test Conditions		R4700 80MHz		R4700 100MHz		R4700 133MHz	
			Min	Max	Min	Max	Min	Max	
Data Output	t <sub>DO</sub>	mode <sub>1413</sub> = 10 (fastest)	0 <sup>1</sup>	9	0 <sup>1</sup>	9	0 <sup>1</sup>	9	ns
		mode <sub>1413</sub> = 01 (slowest)	0 <sup>1</sup>	15	0 <sup>1</sup>	15	0 <sup>1</sup>	12	ns
Input Data Setup	t <sub>DS</sub>	t <sub>rise</sub> = 5ns	3.5	-	3.5	-	3.5	-	ns
Input Data Hold	t <sub>DH</sub>	t <sub>fall</sub> = 5ns	1.5	-	1.5	-	1.5	-	ns

<sup>1.</sup> Guaranteed by design.

## **Boot-Time Interface Parameters—R4700**

Parameter	Symbol	Test Conditions	R47 80M			700 MHz	R41 133	700 MHz	Units
		Conditions	Min	Max	Min	Max	Min	Max	
Mode Data Setup	t <sub>DS</sub>	_	3	-	3	_	3	-	Master ClockCycle
Mode Data Hold	t <sub>DH</sub>	_	0	—	0	_	0	_	Master ClockCycle

## **Capacitive Load Deration—R4700**

Parameter	Symbol	R4700 80MHz		R4700 100MHz		<b>R4700</b>	Units	
Farameter	Oymbol	Min	Max	Min	Max	Min	Max	Units
Load Derate	C <sub>LD</sub>	—	2	_	2	_	2	ns/25pF

# **AC Electrical Characteristics — RV4700**

(V<sub>CC</sub>=3.3V  $\pm$  5%; T<sub>CASE</sub> = 0°C to +85°C)

## **Clock Parameters**

Parameter	Symbol	Test Conditions	RV4700 100MHz		RV4700 133MHz		RV4700 150MHz		Units
		Conditions	Min	Max	Min	Max	Min	Max	
MasterClock HIGH	t <sub>MCHIGH</sub>	Transition $\leq t_{MCRise/Fall}$	4	—	3	—	3	—	ns
MasterClock LOW	t <sub>MCLOW</sub>	Transition $\leq t_{MCRise/Fall}$	4	—	3	—	3	—	ns
MasterClock Frequency <sup>1</sup>	-	—	25	50	25	67	25	75	MHz
MasterClock Period	t <sub>MCP</sub>	—	20	40	15	40	13.3	40	ns
Clock Jitter for MasterClock	t <sub>JitterIn</sub> 2	—	_	±250	—	±250	_	±250	ps
Clock Jitter for MasterOut, SyncOut, TClock, RClock	t <sub>JitterOut</sub> 2	_	—	±500	-	±500	—	±500	ps
MasterClock Rise Time	t <sub>MCRise</sub> 2	—	_	5	—	4	_	3.5	ns
MasterClock Fall Time	t <sub>MCFall</sub> <sup>2</sup>	—	_	5	—	4	_	3.5	ns
ModeClock Period	t <sub>ModeCKP</sub>	—	—	256*t <sub>MCP</sub>	—	256*t <sub>MCP</sub>	_	256*t <sub>MCP</sub>	ns
SyncOut to SyncIn Delay	t <sub>Sync</sub> <sup>2, 3</sup>	—	—	2*t <sub>MCP</sub>	—	2*t <sub>MCP</sub>	—	2*t <sub>MCP</sub>	ns

<sup>1.</sup> Typical integer instruction mix and cache miss rates.

<sup>2.</sup> Guaranteed by Design.

<sup>3.</sup> Rise and fall times of the Syncln signal must match those of MasterClock to avoid the introduction of additional clock skew.

Parameter	Symbol	Test Conditions		V4700 ′5MHz <sup>1</sup>		RV4700 200MHz <sup>1</sup>		
			Min	Max	Min	Max		
MasterClock HIGH	t <sub>MCHIGH</sub>	$Transition \leq t_{MCRise/Fall}$	3	_	3	—	ns	
MasterClock LOW	t <sub>MCLOW</sub>	$Transition \leq t_{MCRise/Fall}$	3	_	3	_	ns	
MasterClock Frequency <sup>2</sup>	_	—	25	87.5	25	100	MHz	
MasterClock Period	t <sub>MCP</sub>	—	11.4	40	10	40	ns	
Clock Jitter for MasterClock	t <sub>JitterIn</sub> <sup>3</sup>	—	-	±250	—	±250	ps	
Clock Jitter for MasterOut, SyncOut, TClock, RClock	t <sub>JitterOu</sub> <sup>3</sup>	-	—	±500	—	±500	ps	
MasterClock Rise Time	t <sub>MCRise</sub> <sup>3</sup>	—	—	3.5	—	3.5	ns	
MasterClock Fall Time	t <sub>MCFall</sub> <sup>3</sup>	—	—	3.5	_	3.5	ns	
ModeClock Period	t <sub>ModeCKP</sub>	_	_	256*t <sub>MCP</sub>	_	256*t <sub>MCP</sub>	ns	
SyncOut to SyncIn Delay	t <sub>Sync</sub> <sup>3, 4</sup>	—	-	2*t <sub>MCP</sub>	-	2*t <sub>MCP</sub>	-	

<sup>1.</sup> Operation of the R4700 is only guaranteed with the Phase Lock Loop enabled.

<sup>2.</sup> Typical integer instruction mix and cache miss rates.

<sup>3.</sup> Guaranteed by design.

<sup>4</sup> Rise and fall times of the Syncln signal must match those of MasterClock to avoid the introduction of additional clock skew.

# **DC Electrical Characteristics—RV4700**

(V<sub>CC</sub> = 3.3 $\pm$ 5%, T<sub>CASE</sub> = 0°C to +85°C)

Parameter	RV470	0 100MHz	RV470	0 133MHz	Conditions
Parameter	Min	Max	Min	Max	Conditions
V <sub>OL</sub>	_	0.1V	_	0.1V	I <sub>OUT</sub>  = 20uA
V <sub>OH</sub>	V <sub>CC</sub> - 0.1V	—	V <sub>CC</sub> - 0.1V	—	_
V <sub>OL</sub>	-	0.4V	—	0.4V	I <sub>OUT</sub>  = 4mA
V <sub>OH</sub>	2.4V	_	2.4V	—	_
V <sub>IL</sub>	-0.5V	0.2V <sub>CC</sub>	-0.5V	0.2V <sub>CC</sub>	_
V <sub>IH</sub>	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5V	_
I <sub>IN</sub>	-	±10uA	—	±10uA	$0 \le V_{IN} \le V_{CC}$
C <sub>IN</sub>	-	15pF	-	15pF	—
C <sub>OUT</sub>	-	15pF	—	15pF	_
I/O <sub>LEAK</sub>	—	20uA	—	20uA	Input/Output Leakage

Parameter	RV470	0 150MHz	RV470	0 175MHz	RV470	0 200MHz	Conditions
Farameter	Min	Max	Min	Max	Min	Max	
V <sub>OL</sub>	—	0.1V	-	0.1V	—	0.1V	I <sub>OUT</sub>  = 20uA
V <sub>OH</sub>	V <sub>CC</sub> - 0.1V	-	V <sub>CC</sub> - 0.1V	-	V <sub>CC</sub> - 0.1V	-	
V <sub>OL</sub>	—	0.4V	-	0.4V	—	0.4V	I <sub>OUT</sub>  = 4mA
V <sub>OH</sub>	2.4V	-	2.4V	_	2.4V	-	
V <sub>IL</sub>	–0.5V	0.2V <sub>CC</sub>	-0.5V	0.2V <sub>CC</sub>	-0.5V	0.2V <sub>CC</sub>	—
V <sub>IH</sub>	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> + 0.5V	—
I <sub>IN</sub>	—	±10uA	—	±10uA	-	±10uA	$0 \le V_{IN} \le V_{CC}$
C <sub>IN</sub>	—	15pF	—	15pF	—	15pF	—
C <sub>OUT</sub>	—	15pF	-	15pF	<b> </b> _	15pF	—
I/O <sub>LEAK</sub>	—	20uA	—	20uA	—	20uA	Input/Output Leakage

# System Interface Parameters—RV4700

**Note:** Operation of the R4700 is only guaranteed with the Phase Lock Loop enabled.

Parameter	Symbol	Test Conditions		RV4700 100MHz		RV4700 133MHz		RV4700 150MHz	
			Min	Max	Min	Max	Min	Max	
Data Output <sup>1</sup>	t <sub>DM</sub> = Min	mode <sub>1413</sub> = 10 (fastest)	0	9	0	9	0	8	ns
	t <sub>DO</sub> = Max	mode <sub>1413</sub> = 01 (slowest)	0	15	0	12	0	12	ns
Input Data Setup	t <sub>DS</sub>	t <sub>rise</sub> = 3ns	3.5	—	3.5	—	3.5	—	ns
Input Data Hold	t <sub>DH</sub>	t <sub>fall</sub> = 3ns	1.5	—	1.5	—	1.5	_	ns

<sup>1.</sup> Timings are measured from 1.5V of the clock to 1.5V of the signal.

Parameter	Symbol	Test Conditions		4700 MHz	RV4700 200MHz		Units
			Min	Max	Min	Max	
Data Output <sup>1</sup>	t <sub>DM</sub> = Min	mode <sub>1413</sub> = 10 (fastest)	0	8	0	8	ns
	t <sub>DO</sub> = Max	mode <sub>1413</sub> = 01 (slowest)	0	12	0	12	ns
Input ata Setup	t <sub>DS</sub>	t <sub>rise</sub> = 3ns	3.5	—	3.5	—	ns
Input Data Hold	t <sub>DH</sub>	t <sub>fall</sub> = 3ns	1.5	—	1.5	—	ns

<sup>1.</sup> Capacitive load for all output timings is 50pF.

## **Boot-Time Interface Parameters—RV4700**

Parameter	Symbol	Test	RV4700	100MHz	RV4700	133MHz	RV4700	150MHz	Units
i ulullotoi	eysei	Conditions	Min	Max	Min	Max	Min	Max	Units
Mode Data Setup	t <sub>DS</sub>	_	3	_	3	_	3	_	Master Clock Cycle
Mode Data Hold	t <sub>DH</sub>	_	0	—	0	—	0	—	Master Clock Cycle

Parameter	Symbol	Test	RV4700	175MHz	RV4700	200MHz	Units
i arameter	Cymber	Conditions	Min	Max	Min	Max	Units
Mode Data Setup	t <sub>DS</sub>	—	3	—	3	—	Master Clock Cycle
Mode Data Hold	t <sub>DH</sub>	_	0	_	0	_	Master Clock Cycle

# **Power Consumption—RV4700**

De	rameter	RV4700 100MHz		RV4700 133MHz		RV4700 150MHz		Conditions
Fa	irameter	Typical <sup>1</sup>	Max	Typical <sup>1</sup>	Max	Typical <sup>1</sup>	Max	Conditions
	System ondition	100/25	SMHz	133/33	MHz	150/38	BMHz	—
	standby	_	125mA <sup>2</sup>		175mA <sup>2</sup>	—	200mA <sup>2</sup>	C <sub>L</sub> = 0pF <sup>3</sup>
		—	175mA <sup>2</sup>	—	225mA <sup>2</sup>	—	250mA <sup>2</sup>	C <sub>L</sub> = 50pF
I <sub>CC</sub>	active	575mA <sup>2</sup>	875mA <sup>2</sup>	775mA <sup>2</sup>	1150mA <sup>2</sup>	875mA <sup>2</sup>	1300mA <sup>2</sup>	C <sub>L</sub> = 0pF, No SysAd activity <sup>3</sup>
		650mA <sup>2</sup>	1100mA <sup>2</sup>	850mA <sup>2</sup>	1375mA <sup>2</sup>	950mA <sup>2</sup>	1550mA <sup>2</sup>	$C_L$ = 50pF R4x00 compatible writes, $T_C$ = 25°C <sup>3</sup>
		650mA <sup>2</sup>	1275mA <sup>4</sup>	850mA <sup>2</sup>	1525mA <sup>4</sup>	950mA <sup>2</sup>	1725mA <sup>2</sup>	$C_L$ = 50pF Pipelined writes or write re-issue, $T_C$ = 25°C

<sup>1.</sup> Typical integer instruction mix and cache miss rates.

<sup>2.</sup> These are not tested. They are the result of engineering analysis and are provided for reference only.

<sup>3.</sup> Guaranteed by design.

<sup>4.</sup> These are the specifications IDT tests to insure compliance.

	Parameter	RV4700	175MHz	RV4700	200MHz	Conditions
	Parameter	Typical <sup>1</sup>	Max	Typical <sup>1</sup>	Max	
Sys	tem Condition	175/4	4MHz	200/5	OMHz	-
	standby	-	200mA <sup>2</sup>	-	200mA <sup>2</sup>	$C_L = 0 p F^3$
		_	250mA <sup>2</sup>	—	250mA <sup>2</sup>	C <sub>L</sub> = 50pF
I <sub>CC</sub>	active	1025mA <sup>2</sup>	1500mA <sup>2</sup>	1025mA <sup>2</sup>	1500mA <sup>2</sup>	C <sub>L</sub> = 0pF, No SysAd activity <sup>3</sup>
		1200mA <sup>2</sup>	1800mA <sup>2</sup>	1200mA <sup>2</sup>	1800mA <sup>2</sup>	$C_L$ = 50pF R4x00 compatible writes, $T_C$ = 25°C <sup>3</sup>
		1200mA <sup>2</sup>	2000mA <sup>4</sup>	1200mA <sup>2</sup>	2000mA <sup>4</sup>	$C_L$ = 50pF Pipelined writes or write re-issue, T <sub>C</sub> = 25°C


<sup>1.</sup> Typical integer instruction mix and cache miss rates.

<sup>2</sup>. These are not tested. They are the result of engineering analysis and are provided for reference only.

<sup>3.</sup> Guaranteed by design.

<sup>4.</sup> These are the specifications IDT tests to insure compliance.

# **Physical Specifications — 208-pin QFP**



# **Physical Specifications - page 2**

		REVENONS   DCN REV DESCRIPTION DATE APPR0   61478 00 NUTAL RELEASE 09/20/98
S M B L A A A A A A	- - 4.10   1 .25 - -   2 3.20 3.40 3.60	
D D E E H N e b b ddd	1 28.00 BSC 5.2   30.60 BSC 4   1 28.00 BSC 5.2   21.00 RF 21.00 RF   208 -   .50 BSC -   .17 - .27   .17 .20 .23	
1 2 3	NOTES: ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14,5M-1994 TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY ,15 mm DATUMS (A-B) AND (-D-) TO BE DETERMINED AT DATUM PLANE (-H-)	
/▲ /♪	DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANEC DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS. 25 mm PER SIDE, D1 AND E1 ARE BODY SIZE DIMENSIONS NOLUDING MOLD MISMATCH	
٨	DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED	P 31.20 31.40 P1 27.80 28.00
⚠	DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION, ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT,	P 2 25.50 68C X .30 .40 e .50 85C N 208
∕&	EXACT SHAPE OF EACH CORNER IS OPTIONAL	
∕∕∕	THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP	TOLERANCES UNILES SPECIFIED UNILES SPECIFIED DECLAMA: ANOLAR XXXX 2 XXXX 2 XXXX 4 XXXX 4 XXXXX 4 XXXX 4 XXXXX 4 XXXX 4 XXXX 4 XXXX 4 XXXXX 4 XXXXXX 4 XXXXX 4 XXXXX 4 XXXXX 4 XXXXX 4 XXXXXX 4 XXXXXX 4 XXXXX 4 XXXXXXXX
10	ALL DIMENSIONS ARE IN MILLIMETERS	APPROVALS DATE TITLE DP PACKAGE OUTLINE
11	This outline conforms to jedec publication 95 registration MO-143, variation ${\rm FA-1}$	(III.AM) 700 09/20/39 28.0 X 28.0 X 3.4 mm P0FP   (VICKED) 1.30/255 MIN FORM 52.0 X 25.0 X 3.4 mm P0FP   C C 04.4 MVG No. PSC-4069   D D0 NOT SCALE DRAMING SHET 2 SHET 2


# **RC4700 PGA Package Pin-Out**

Note: N.C. pins should be left floating for maximum flexibility and compatibility with future designs.

Function	Pin	Function	Pin	Function	Pin
ColdReset*	T14	SysAD36	C3	VCC	B18
ExtRqst*	U2	SysAD37	B3	VCC	C1
Fault*	B16	SysAD38	C6	VCC	D18
Reserved O (NC)	U10	SysAD39	C7	VCC	F1
Reserved I (Vcc)	Т9	SysAD40	C10	VCC	G18
IOIn	T13	SysAD41	C11	VCC	H1
lOOut	U12	SysAD42	B13	VCC	J18
Int0	N2	SysAD43	A15	VCC	K1
Int1	L3	SysAD44	C15	VCC	L18
Int2	K3	SysAD45	B17	VCC	M1
Int3	J3	SysAD46	E17	VCC	N18
Int4	H3	SysAD47	F17	VCC	R1
Int5	F2	SysAD48	L2	VCC	T18
MasterClock	J17	SysAD49	M3	VCC	U1
MasterOut	P17	SysAD50	N3	VCC	V3
ModeClock	B4	SysAD51	R2	VCC	V6
Modeln	U4	SysAD52	Т3	VCC	V8
NMI	U7	SysAD53	U3	VCC	V10
RClock0	T17	SysAD54	Т6	VCC	V12
RClock1	R16	SysAD55	T7	VCC	V14
RdRdy*	T5	SysAD56	T10	VCC	V17
Release	V5	SysAD57	T11	VSS	A3
Reset*	U16	SysAD58	U13	VSS	A6
SyncIn	J16	SysAD59	V15	VSS	A8
SyncOut	P16	SysAD60	T15	VSS	A10
SysAD0	J2	SysAD61	U17	VSS	A12
SysAD1	G2	SysAD62	N16	VSS	A14
SysAD2	E1	SysAD63	N17	VSS	A17
SysAD3	E3	SysADC0	C8	VSS	A18
SysAD4	C2	SysADC1	G17	VSS	B1
SysAD5	C4	SysADC2	Т8	VSS	C18
SysAD6	B5	SysADC3	L16	VSS	D1
SysAD7	B6	SysADC4	B8	VSS	F18
SysAD8	B9	SysADC5	H16	VSS	G1
SysAD9	B11	SysADC6	U8	VSS	H18
SysAD10	C12	SysADC7	L17	VSS	J1
SysAD11	B14	SysCmd0	E2	VSS	K18
SysAD12	B15	SysCmd1	D3	VSS	L1
SysAD13	C16	SysCmd2	B2	VSS	M18
SysAD14	D17	SysCmd3	A5	VSS	N1
SysAD15	E18	SysCmd4	B7	VSS	P18
SysAD16	K2	SysCmd5	C9	VSS	R18
SysAD17	M2	SysCmd6	B10	VSS	T1
SysAD18	P1	SysCmd7	B12	VSS	U18
SysAD19	P3	SysCmd8	C13	VSS	V1
SysAD20	T2	SysCmdP	C14	VSS	V2


Function	Pin	Function	Pin	Function	Pin
SysAD21	T4	TClock1	C17	VSS	V4
SysAD22	U5	TClock0	D16	VSS	V7
SysAD23	U6	VCCOk	M17	VSS	V9
SysAD24	U9	ValidIn*	P2	VSS	V11
SysAD25	U11	ValidOut*	R3	VSS	V13
SysAD26	T12	WrRdy*	C5	VSS	V16
SysAD27	U14	VCCP	K17	VSS	V18
SysAD28	U15	VSSP	K16	JTMS	E16
SysAD29	T16	VCC	A2	JTDO	F16
SysAD30	R17	VCC	A4	JTDI	G16
SysAD31	M16	Reserved I (VCC)	A7	JTCK	H17
SysAD32	H2	VCC	A9		
SysAD33	G3	VCC	A11		
SysAD34	F3	VCC	A13		
SysAD35	D2	VCC	A16		

# **Physical Specifications — PGA**



2884 drw 12

# **Ordering Information**



# **Valid Combinations**

79R4700 - 80, 100, 133 - GH, DP 79RV4700 -100, 133, 150, 175, 200 - GH, DP PGA, QFP Package PGA, QFP Package

# DIDT

**CORPORATE HEADQUARTERS** 6024 Silver Creek Valley Road San Jose, CA 95138

## for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: email: rischelp@idt.com phone: 408-284-8208

The IDT logo is a trademark of Integrated Device Technology, Inc.