



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=spc5602bf2clq4

Table 2. MPC5604B/C device comparison¹

Feature	Device										
	SPC560B 40L1	SPC560B 40L3	SPC560B 40L5	SPC560C 40L1	SPC560C 40L3	SPC560B 50L1	SPC560B 50L3	SPC560B 50L5	SPC560C 50L1	SPC560C 50L3	SPC560B 50B2
CPU	e200z0h										
Execution speed ²	Static – up to 64 MHz										
Code Flash	256 KB					512 KB					
Data Flash	64 KB (4 × 16 KB)										
RAM	24 KB			32 KB		32 KB			48 KB		
MPU	8-entry										
ADC (10-bit)	12 ch	28 ch	36 ch	8 ch	28 ch	12 ch	28 ch	36 ch	8 ch	28 ch	36 ch
CTU	Yes										
Total timer I/O ³	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit
• PWM + MC + IC/OC ⁴	2 ch	5 ch	10 ch	2 ch	5 ch	2 ch	5 ch	10 ch	2 ch	5 ch	10 ch
• PWM + IC/OC ⁴	10 ch	20 ch	40 ch	10 ch	20 ch	10 ch	20 ch	40 ch	10 ch	20 ch	40 ch
• IC/OC ⁴	—	3 ch	6 ch	—	3 ch	—	3 ch	6 ch	—	3 ch	6 ch
SCI (LINFlex)	3 ⁵			4							
SPI (DSPI)	2	3		2	3	2	3		2	3	
CAN (FlexCAN)	2 ⁶			5	6	3 ⁷			5	6	
I ² C	1										
32 kHz oscillator	Yes										
GPIO ⁸	45	79	123	45	79	45	79	123	45	79	123
Debug	JTAG										Nexus2+
Package	LQFP64 ⁹	LQFP100	LQFP144	LQFP64 ⁹	LQFP100	LQFP64 ⁹	LQFP100	LQFP144	LQFP64 ⁹	LQFP100	LBGA208 ¹⁰

¹ Feature set dependent on selected peripheral multiplexing—table shows example implementation² Based on 125 °C ambient operating temperature³ See the eMIOS section of the device reference manual for information on the channel configuration and functions.⁴ IC – Input Capture; OC – Output Compare; PWM – Pulse Width Modulation; MC – Modulus counter⁵ SCI0, SCI1 and SCI2 are available. SCI3 is not available.

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD_LV/VSS_LV supply pairs are used for 1.2 V regulator stabilization.

Table 4. Voltage supply pin descriptions

Port pin	Function	Pin number			
		64 LQFP ¹	100 LQFP	144 LQFP	208 MAPBGA ²
VDD_HV	Digital supply voltage	7, 28, 56	15, 37, 70, 84	19, 51, 100, 123	C2, D9, E16, G13, H3, N9, R5
VSS_HV	Digital ground	6, 8, 26, 55	14, 16, 35, 69, 83	18, 20, 49, 99, 122	G7, G8, G9, G10, H1, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest VSS_LV pin. ³	11, 23, 57	19, 32, 85	23, 46, 124	D8, K4, P7
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest VDD_LV pin. ³	10, 24, 58	18, 33, 86	22, 47, 125	C8, J2, N7
VDD_BV	Internal regulator supply voltage	12	20	24	K3
VSS_HV_ADC	Reference ground and analog ground for the ADC	33	51	73	R15
VDD_HV_ADC	Reference voltage and analog supply for the ADC	34	52	74	P14

¹ Pin numbers apply to both the MPC560xB and MPC560xC packages.

² 208 MAPBGA available only as development package for Nexus2+

³ A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

S = Slow¹

M = Medium^{1 2}

F = Fast^{1 2}

I = Input only with analog feature¹

J = Input/Output ('S' pad) with analog feature

X = Oscillator

1. See the I/O pad electrical characteristics in the device datasheet for details.

2. All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see PCR.SRC in section Pad Configuration Registers (PCR0–PCR122) in the device reference manual).

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	Pin number				
								MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ANS[10]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O I/O — I	J	Tristate	—	—	—	57	T10
PF[3]	PCR[83]	AF0 AF1 AF2 AF3 —	GPIO[83] E0UC[13] CS1_2 — ANS[11]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O — I	J	Tristate	—	—	—	58	R10
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ANS[12]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O — I	J	Tristate	—	—	—	59	N11
PF[5]	PCR[85]	AF0 AF1 AF2 AF3 —	GPIO[85] E0UC[22] CS3_2 — ANS[13]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O O — I	J	Tristate	—	—	—	60	P11
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] — — ANS[14]	SIUL eMIOS_0 — — ADC	I/O I/O — — I	J	Tristate	—	—	—	61	T11
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — — — ANS[15]	SIUL — — — ADC	I/O — — — I	J	Tristate	—	—	—	62	R11
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX ¹⁴ CS4_0 CAN2TX ¹⁵	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	M	Tristate	—	—	—	34	P1
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 — — —	GPIO[89] — CS5_0 — CAN2RX ¹⁵ CAN3RX ¹⁴	SIUL — DSPI_0 — FlexCAN_2 FlexCAN_3	I/O — O — I I	S	Tristate	—	—	—	33	N2

Table 6. Functional port pin descriptions (continued)

Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	Pin number				
								MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PG[11]	PCR[107]	AF0 AF1 AF2 AF3	GPIO[107] E0UC[25] — —	SIUL eMIOS_0 — —	I/O I/O — —	M	Tristate	—	—	—	115	B12
PG[12]	PCR[108]	AF0 AF1 AF2 AF3	GPIO[108] E0UC[26] — —	SIUL eMIOS_0 — —	I/O I/O — —	M	Tristate	—	—	—	92	K14
PG[13]	PCR[109]	AF0 AF1 AF2 AF3	GPIO[109] E0UC[27] — —	SIUL eMIOS_0 — —	I/O I/O — —	M	Tristate	—	—	—	91	K16
PG[14]	PCR[110]	AF0 AF1 AF2 AF3	GPIO[110] E1UC[0] — —	SIUL eMIOS_1 — —	I/O I/O — —	S	Tristate	—	—	—	110	B14
PG[15]	PCR[111]	AF0 AF1 AF2 AF3	GPIO[111] E1UC[1] — —	SIUL eMIOS_1 — —	I/O I/O — —	M	Tristate	—	—	—	111	B13
PH[0]	PCR[112]	AF0 AF1 AF2 AF3 —	GPIO[112] E1UC[2] — — SIN1	SIUL eMIOS_1 — — DSPI_1	I/O I/O — — I	M	Tristate	—	—	—	93	F13
PH[1]	PCR[113]	AF0 AF1 AF2 AF3	GPIO[113] E1UC[3] SOUT1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O O —	M	Tristate	—	—	—	94	F14
PH[2]	PCR[114]	AF0 AF1 AF2 AF3	GPIO[114] E1UC[4] SCK_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	—	—	95	F16
PH[3]	PCR[115]	AF0 AF1 AF2 AF3	GPIO[115] E1UC[5] CS0_1 —	SIUL eMIOS_1 DSPI_1 —	I/O I/O I/O —	M	Tristate	—	—	—	96	F15

Package pinouts and signal descriptions

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol “CC” for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol “SR” for System Requirement is included in the Symbol column.

3.10 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in [Table 8](#) are used and the parameters are tagged accordingly in the tables where appropriate.

Table 8. Parameter classifications

Classification tag	Tag description
P	Those parameters are guaranteed during production testing on each individual device.
C	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
T	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

NOTE

The classification is shown in the column labeled “C” in the parameter tables where appropriate.

3.11 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

3.11.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. [Table 9](#) shows how NVUSRO[PAD3V5V] controls the device configuration.

Table 9. PAD3V5V field description

Value ¹	Description
0	High voltage supply is 5.0 V
1	High voltage supply is 3.3 V

3.14 Thermal characteristics

3.14.1 Package thermal characteristics

Table 15. LQFP thermal characteristics¹

Symbol		C	Parameter	Conditions ²	Pin count	Value	Unit
R _{θJA}	CC	D	Thermal resistance, junction-to-ambient natural convection ³	Single-layer board - 1s	64	60	°C/W
					100	64	
					144	64	
				Four-layer board - 2s2p	64	42	
					100	51	
					144	49	
R _{θJB}	CC	D	Thermal resistance, junction-to-board ⁴	Single-layer board - 1s	64	24	°C/W
					100	36	
					144	37	
				Four-layer board - 2s2p	64	24	
					100	34	
					144	35	
R _{θJC}	CC	D	Thermal resistance, junction-to-case ⁵	Single-layer board - 1s	64	11	°C/W
					100	22	
					144	22	
				Four-layer board - 2s2p	64	11	
					100	22	
					144	22	
Ψ _{JB}	CC	D	Junction-to-board thermal characterization parameter, natural convection	Single-layer board - 1s	64	TBD	°C/W
					100	33	
					144	34	
				Four-layer board - 2s2p	64	TBD	
					100	34	
					144	35	
Ψ _{JC}	CC	D	Junction-to-case thermal characterization parameter, natural convection	Single-layer board - 1s	64	TBD	°C/W
					100	9	
					144	10	
				Four-layer board - 2s2p	64	TBD	
					100	9	
					144	10	

¹ Thermal characteristics are based on simulation.

Table 23. I/O consumption (continued)

Symbol	C	D	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
I _{RMSMED}	CC	D	Root mean square I/O current for MEDIUM configuration	C _L = 25 pF, 13 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	6.6	mA
				C _L = 25 pF, 40 MHz		—	—	13.4	
				C _L = 100 pF, 13 MHz		—	—	18.3	
				C _L = 25 pF, 13 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	5	
				C _L = 25 pF, 40 MHz		—	—	8.5	
				C _L = 100 pF, 13 MHz		—	—	11	
I _{RMSFST}	CC	D	Root mean square I/O current for FAST configuration	C _L = 25 pF, 40 MHz	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	22	mA
				C _L = 25 pF, 64 MHz		—	—	33	
				C _L = 100 pF, 40 MHz		—	—	56	
				C _L = 25 pF, 40 MHz	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	14	
				C _L = 25 pF, 64 MHz		—	—	20	
				C _L = 100 pF, 40 MHz		—	—	35	
I _{AVGSEG}	SR	D	Sum of all the static I/O current within a supply segment	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	—	70	mA
				V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	—	65	

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 24 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

Table 24. I/O weight¹

Supply segment			Pad	144/100 LQFP				64 LQFP			
				Weight 5 V		Weight 3.3 V		Weight 5 V		Weight 3.3 V	
144 LQFP	100 LQFP	64 LQFP ²		SRC ³ = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
4	4	3	PB[3]	10%	—	12%	—	10%	—	12%	—
			PC[9]	10%	—	12%	—	10%	—	12%	—
		—	PC[14]	9%	—	11%	—	—	—	—	—
		—	PC[15]	9%	13%	11%	12%	—	—	—	—
	—	—	PG[5]	9%	—	11%	—	—	—	—	—
	—	—	PG[4]	9%	12%	10%	11%	—	—	—	—
	—	—	PG[3]	9%	—	10%	—	—	—	—	—

Table 35. ESD absolute maximum ratings^{1 2}

Symbol	C		Ratings	Conditions	Class	Max value	Unit
V _{ESD(HBM)}	CC	T	Electrostatic discharge voltage (Human Body Model)	T _A = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	CC	T	Electrostatic discharge voltage (Machine Model)	T _A = 25 °C conforming to AEC-Q100-003	M2	200	
V _{ESD(CDM)}	CC	T	Electrostatic discharge voltage (Charged Device Model)	T _A = 25 °C conforming to AEC-Q100-011	C3A	500 750 (corners)	

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 36. Latch-up results

Symbol	C		Parameter	Conditions	Class
LU	CC	T	Static latch-up class	T _A = 125 °C conforming to JESD 78	II level A

3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. [Figure 14](#) describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

[Table 37](#) provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

Symbol		C	Parameter	Conditions ¹		Value			Unit
						Min	Typ	Max	
I _{FIRCSTOP}	CC	T	Fast internal RC oscillator high frequency and system clock current in stop mode	T _A = 25 °C	sysclk = off	—	500	—	μA
					sysclk = 2 MHz	—	600	—	
					sysclk = 4 MHz	—	700	—	
					sysclk = 8 MHz	—	900	—	
					sysclk = 16 MHz	—	1250	—	
t _{FIRCSU}	CC	C	Fast internal RC oscillator start-up time	V _{DD} = 5.0 V ± 10%		—	1.1	2.0	μs
Δ _{FIRCPRE}	CC	T	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C		–1	—	+1	%
Δ _{FIRCTRM}	CC	T	Fast internal RC oscillator trimming step	T _A = 25 °C		—	1.6		%
Δ _{FIRCVAR}	CC	P	Fast internal RC oscillator variation in overtemperature and supply with respect to f _{FIRC} at T _A = 25 °C in high-frequency configuration	—		–5	—	+5	%

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = –40 to 125 °C, unless otherwise specified.

² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

3.25 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 43. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol	C	Parameter	Conditions ¹	Value			Unit
				Min	Typ	Max	
f _{SIRC}	CC	P	T _A = 25 °C, trimmed	—	128	—	kHz
	SR		—	100	—	150	
I _{SIRC} ²	CC	C	Slow internal RC oscillator low frequency current T _A = 25 °C, trimmed	—	—	5	μA
t _{SIRCSU}	CC	P	Slow internal RC oscillator start-up time T _A = 25 °C, V _{DD} = 5.0 V ± 10%	—	8	12	μs
Δ _{SIRCPRE}	CC	C	Slow internal RC oscillator precision after software trimming of f _{SIRC} T _A = 25 °C	–2	—	+2	%
Δ _{SIRCTRM}	CC	C	Slow internal RC oscillator trimming step	—	2.7	—	
Δ _{SIRCVAR}	CC	C	Slow internal RC oscillator variation in temperature and supply with respect to f _{SIRC} at T _A = 55 °C in high frequency configuration	–10	—	+10	%

3.27.2 DSPI characteristics

Table 47. DSPI characteristics¹

No.	Symbol	C		Parameter		DSPI0/DSPI1			DSPI2			Unit
						Min	Typ	Max	Min	Typ	Max	
1	t _{SCK}	SR	D	SCK cycle time	Master mode (MTFE = 0)	125	—	—	333	—	—	ns
			D		Slave mode (MTFE = 0)	125	—	—	333	—	—	
			D		Master mode (MTFE = 1)	83	—	—	125	—	—	
			D		Slave mode (MTFE = 1)	83	—	—	125	—	—	
—	f _{DSPI}	SR	D	DSPI digital controller frequency		—	—	f _{CPU}	—	—	f _{CPU}	MHz
—	Δt _{CSC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→0	Master mode	—	—	130 ²	—	—	15 ³	ns
—	Δt _{ASC}	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	—	—	130 ³	—	—	130 ³	ns
2	t _{CSCext} ⁴	SR	D	CS to SCK delay	Slave mode	32	—	—	32	—	—	ns
3	t _{ASCext} ⁵	SR	D	After SCK delay	Slave mode	1/f _{DSPI} + 5	—	—	1/f _{DSPI} + 5	—	—	ns
4	t _{SDC}	CC	D	SCK duty cycle	Master mode	—	t _{SCK} /2	—	—	t _{SCK} /2	—	ns
		SR	D		Slave mode	t _{SCK} /2	—	—	t _{SCK} /2	—	—	
5	t _A	SR	D	Slave access time	Slave mode	—	—	1/f _{DSPI} + 70	—	—	1/f _{DSPI} + 130	ns
6	t _{DI}	SR	D	Slave SOUT disable time	Slave mode	7	—	—	7	—	—	ns
7	t _{PCSC}	SR	D	PCSx to PCSS time		0	—	—	0	—	—	ns
8	t _{PASC}	SR	D	PCSS to PCSx time		0	—	—	0	—	—	ns
9	t _{SUI}	SR	D	Data setup time for inputs	Master mode	43	—	—	145	—	—	ns
					Slave mode	5	—	—	5	—	—	




Figure 28. DSPI modified transfer format timing – master, CPHA = 0




Figure 29. DSPI modified transfer format timing – master, CPHA = 1




Figure 32. DSPI PCS strobe (PCSS) timing

3.27.3 Nexus characteristics

Table 48. Nexus characteristics

No.	Symbol		C	Parameter	Value			Unit
					Min	Typ	Max	
1	t _{TCYC}	CC	D	TCK cycle time	64	—	—	ns
2	t _{MCYC}	CC	D	MCKO cycle time	32	—	—	ns
3	t _{MDOV}	CC	D	MCKO low to MDO data valid	—	—	8	ns
4	t _{MSEOV}	CC	D	MCKO low to MSEO_b data valid	—	—	8	ns
5	t _{EVTOV}	CC	D	MCKO low to EVTO data valid	—	—	8	ns
10	t _{NTDIS}	CC	D	TDI data setup time	15	—	—	ns
	t _{NTMSS}	CC	D	TMS data setup time	15	—	—	ns
11	t _{NTDIH}	CC	D	TDI data hold time	5	—	—	ns
	t _{NTMSH}	CC	D	TMS data hold time	5	—	—	ns
12	t _{TDOV}	CC	D	TCK low to TDO data valid	35	—	—	ns
13	t _{TDOI}	CC	D	TCK low to TDO data invalid	6	—	—	ns





Figure 33. Nexus TDI, TMS, TDO timing

3.27.4 JTAG characteristics

Table 49. JTAG characteristics

No.	Symbol	C	Parameter	Value			Unit
				Min	Typ	Max	
1	t_{JCYC}	CC	D TCK cycle time	64	—	—	ns
2	t_{TDIS}	CC	D TDI setup time	15	—	—	ns
3	t_{TDIH}	CC	D TDI hold time	5	—	—	ns
4	t_{TMSS}	CC	D TMS setup time	15	—	—	ns
5	t_{TMSh}	CC	D TMS hold time	5	—	—	ns
6	t_{TDOV}	CC	D TCK low to TDO valid	—	—	33	ns
7	t_{TDOI}	CC	D TCK low to TDO invalid	6	—	—	ns

4.1.1 64 LQFP



4.1.4 208 MAPBGA





Figure 43. 208 MAPBGA package mechanical drawing (1 of 2)



DETAIL K
(ROTATED 90° CLOCKWISE)

NOTES:


1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
3. DIMENSION b IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO DATUM PLANE Z.
4. DATUM Z (SEATING PLANE) IS DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
5. PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.
6. PACKAGE CODE SUMMARY:
MAP BGA: 5253
MAP BGA PGE DIE: 5371

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NOT TO SCALE
TITLE: 208 I/O MAP BGA, 17 X 17 PKG, 1-MM PITCH	DOCUMENT NO: 98ARS238B2W	REV: E
	CASE NUMBER: 1159A-01	28 MAR 2007
	STANDARD: JEDEC MO-151 AAF-1	

Figure 44. 208 MAPBGA package mechanical drawing (2 of 2)

5 Ordering information

Figure 45. Commercial product code structure



¹ 208 MAPBGA available only as development package for Nexus2+

6 Document revision history

Table 50 summarizes revisions to this document.

Table 50. Revision history

Revision	Date	Description of Changes
1	04-Apr-2008	Initial release.

Table 50. Revision history (continued)

Revision	Date	Description of Changes
2	06-Mar-2009	Made minor editing and formatting changes to improve readability Harmonized oscillator naming throughout document Features: —Replaced 32 KB with 48 KB as max SRAM size —Updated description of INTC —Changed max number of GPIO pins from 121 to 123 Updated Section 1.2, Description Updated Table 2 Added Section 2, Block diagram Section 3, Package pinouts and signal descriptions: Removed signal descriptions (these are found in the device reference manual) Updated Figure 5: —Replaced VPP with VSS_HV on pin 18 —Added MA[1] as AF3 for PC[10] (pin 28) —Added MA[0] as AF2 for PC[3] (pin 116) —Changed description for pin 120 to PH[10] / GPIO[122] / TMS —Changed description for pin 127 to PH[9] / GPIO[121] / TCK —Replaced NMI[0] with NMI on pin 11 Updated Figure 4: —Replaced VPP with VSS_HV on pin 14 —Added MA[1] as AF3 for PC[10] (pin 22) —Added MA[0] as AF2 for PC[3] (pin 77) —Changed description for pin 81 to PH[10] / GPIO[122] / TMS —Changed description for pin 88 to PH[9] / GPIO[121] / TCK —Removed E1UC[19] from pin 76 —Replaced [11] with WKUP[11] for PB[3] (pin 1) —Replaced NMI[0] with NMI on pin 7 Updated Figure 6: —Changed description for ball B8 from TCK to PH[9] —Changed description for ball B9 from TMS to PH[10] —Updated descriptions for balls R9 and T9 Added Section 3.10, Parameter classification and tagged parameters in tables where appropriate Added Section 3.11, NVUSRO register Updated Table 12 Section 3.13, Recommended operating conditions: Added note on RAM data retention to end of section Updated Table 13 and Table 14 Added Section 3.14.1, Package thermal characteristics Updated Section 3.14.2, Power considerations Updated Figure 7

Table 50. Revision history (continued)

Revision	Date	Description of Changes
4	06-Aug-2009	Updated Figure 6 Table 12 • V_{DD_ADC}: changed min value for “relative to V_{DD}” condition • V_{IN}: changed min value for “relative to V_{DD}” condition • I_{CORELV}: added new row Table 14 • $T_{A\ C-Grade\ Part}$, $T_{J\ C-Grade\ Part}$, $T_{A\ V-Grade\ Part}$, $T_{J\ V-Grade\ Part}$, $T_{A\ M-Grade\ Part}$, $T_{J\ M-Grade\ Part}$: added new rows • Changed capacitance value in footnote Table 21 • MEDIUM configuration: added condition for $PAD3V5V = 0$ Updated Figure 10 Table 26 • C_{DEC1}: changed min value • I_{MREG}: changed max value • I_{DD_BV}: added max value footnote Table 27 • $V_{LVDHV3H}$: changed max value • $V_{LVDHV3L}$: added max value • $V_{LVDHV5H}$: changed max value • $V_{LVDHV5L}$: added max value Updated Table 28 Table 30 • Retention: deleted min value footnote for “Blocks with 100,000 P/E cycles” Table 38 • I_{FXOSC}: added typ value Table 40 • V_{SXOSC}: changed typ value • $T_{SXOSCSU}$: added max value footnote Table 41 • Δt_{LTJIT}: added max value Updated Figure 38

Table 50. Revision history (continued)

Revision	Date	Description of Changes
9	16 June 2011	Formatting and minor editorial changes throughout Harmonized oscillator nomenclature Removed all instances of note “All 64 LQFP information is indicative and must be confirmed during silicon validation.” Device comparison table: changed temperature value in footnote 2 from 105 °C to 125 °C MPC560xB LQFP 64-pin configuration and MPC560xC LQFP 64-pin configuration: renamed pin 6 from VPP_TEST to VSS_HV Removed “Pin Muxing” section; added sections “Pad configuration during reset phases”, “Voltage supply pins”, “Pad types”, “System pins”, “Functional ports”, and “Nexus 2+ pins” Section “NVUSRO register”: edited content to separate configuration into electrical parameters and digital functionality; updated footnote describing default value of ‘1’ in field descriptions NVUSRO[PAD3V5V] and NVUSRO[OSCILLATOR_MARGIN] Added section “NVUSRO[WATCHDOG_EN] field description” Recommended operating conditions (3.3 V) and Recommended operating conditions (5.0 V): updated conditions for ambient and junction temperature characteristics I/O input DC electrical characteristics: updated I_{LKG} characteristics Section “I/O pad current specification”: removed content referencing the I_{DYNSEG} maximum value I/O consumption: replaced instances of “Root medium square” with “Root mean square” I/O weight: replaced instances of bit “SRE” with “SRC”; added pads PH[9] and PH[10]; added supply segments; removed weight values in 64-pin LQFP for pads that do not exist in that package Reset electrical characteristics: updated parameter classification for I_{WPU} Updated Voltage regulator electrical characteristics Section “Low voltage detector electrical characteristics”: changed title (was “Voltage monitor electrical characteristics”); added event status flag names found in RGM chapter of device reference manual to POR module and LVD descriptions; replaced instances of “Low voltage monitor” with “Low voltage detector”; updated values for $V_{LVDLVBKPL}$ and $V_{LVDLVCORL}$; replaced “LVD_DIGBKP” with “LVDLVBKP” in note Updated section “Power consumption” Fast external crystal oscillator (4 to 16 MHz) electrical characteristics: updated parameter classification for $V_{FXOSCOP}$ Crystal oscillator and resonator connection scheme: added footnote about possibility of adding a series resistor Slow external crystal oscillator (32 kHz) electrical characteristics: updated footnote 1 FMPLL electrical characteristics: added short term jitter characteristics; inserted “—” in empty min value cell of t_{lock} row Section “Input impedance and ADC accuracy”: changed “V_A/V_{A2}” to “V_{A2}/V_A” in Equation 11 ADC input leakage current: updated I_{LKG} characteristics ADC conversion characteristics: updated symbols On-chip peripherals current consumption: changed “supply current on “$V_{DD_HV_ADC}$” to “supply current on” V_{DD_HV}” in $I_{DD_HV(FLASH)}$ row; updated $I_{DD_HV(PLL)}$ value—was $3 * f_{periph}$, is $30 * f_{periph}$; updated footnotes DSPI characteristics: added rows t_{PCSC} and t_{PASC} Added DSPI PCS strobe (PCSS) timing diagram