



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602bk0clq4r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- ¹ Feature set dependent on selected peripheral multiplexing—table shows example implementation
- ² Based on 125 °C ambient operating temperature
- ³ See the eMIOS section of the device reference manual for information on the channel configuration and functions.
- ⁴ IC Input Capture; OC Output Compare; PWM Pulse Width Modulation; MC Modulus counter
- ⁵ SCI0, SCI1 and SCI2 are available. SCI3 is not available.
- ⁶ CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
- ⁷ CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
- ⁸ I/O count based on multiplexing with peripherals
- ⁹ 208 MAPBGA available only as development package for Nexus2+

4

Table 2. MPC5604B/C device comparison¹

						Device					
Feature	SPC560B 40L1	SPC560B 40L3	SPC560B 40L5	SPC560C 40L1	SPC560C 40L3	SPC560B 50L1	SPC560B 50L3	SPC560B 50L5	SPC560C 50L1	SPC560C 50L3	SPC560B 50B2
CPU						e200z0h					
Execution speed ²					Stat	tic – up to 64	MHz				
Code Flash			256 KB					512	2 KB		
Data Flash					64	KB (4 × 16	KB)				
RAM		24 KB		32	KB		32 KB			48 KB	
MPU				I		8-entry					
ADC (10-bit)	12 ch	28 ch	36 ch	8 ch	28 ch	12 ch	28 ch	36 ch	8 ch	28 ch	36 ch
СТИ		I	I	I		Yes					
Total timer I/O ³ eMIOS	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit	12 ch, 16-bit	28 ch, 16-bit	56 ch, 16-bit
• PWM + MC + IC/OC ⁴	2 ch	5 ch	10 ch	2 ch	5 ch	2 ch	5 ch	10 ch	2 ch	5 ch	10 ch
• PWM + IC/OC ⁴	10 ch	20 ch	40 ch	10 ch	20 ch	10 ch	20 ch	40 ch	10 ch	20 ch	40 ch
• IC/OC ⁴	_	3 ch	6 ch	_	3 ch	—	3 ch	6 ch	_	3 ch	6 ch
SCI (LINFlex)		3 ⁵						4			
SPI (DSPI)	2	:	3	2	3	2	:	3	2		3
CAN (FlexCAN)		2 ⁶		5	6		3 ⁷		5		6
l ² C	1										
32 kHz oscillator						Yes					
GPIO ⁸	45	79	123	45	79	45	79	123	45	79	123
Debug		<u>l</u>	1	1	JT	AG	1	1	1	1	Nexus2+
Package	LQFP64 ⁹	LQFP100	LQFP144	LQFP64 ⁹	LQFP100	LQFP64 ⁹	LQFP100	LQFP144	LQFP64 ⁹	LQFP100	LBGA208 ¹⁰

¹ Feature set dependent on selected peripheral multiplexing—table shows example implementation
 ² Based on 125 °C ambient operating temperature
 ³ See the eMIOS section of the device reference manual for information on the channel configuration and functions.

⁴ IC – Input Capture; OC – Output Compare; PWM – Pulse Width Modulation; MC – Modulus counter

⁵ SCI0, SCI1 and SCI2 are available. SCI3 is not available.

Freescale Semiconductor

MPC5604B/C Microcontroller Data Sheet, Rev. 11

Introduction

- ⁶ CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
- ⁷ CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
- ⁸ I/O count based on multiplexing with peripherals
- ⁹ All LQFP64information is indicative and must be confirmed during silicon validation.
- ¹⁰ LBGA208 available only as development package for Nexus2+

Block diagram

Table 3 summarizes the functions of all blocks present in the MPC5604B/C series of microcontrollers. Please note that the presence and number of blocks vary by device and package.

Block	Function
Analog-to-digital converter (ADC)	Multi-channel, 10-bit analog-to-digital converter
Boot assist module (BAM)	A block of read-only memory containing VLE code which is executed according to the boot mode of the device
Clock monitor unit (CMU)	Monitors clock source (internal and external) integrity
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices
Error Correction Status Module (ECSM)	Provides a myriad of miscellaneous control functions for the device including program-visible information about configuration and revision levels, a reset status register, wakeup control for exiting sleep modes, and optional features such as information on memory errors reported by error-correcting codes
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via " <i>n</i> " programmable channels.
Enhanced modular input output system (eMIOS)	Provides the functionality to generate or measure events
Flash memory	Provides non-volatile storage for program code, constants and variables
FlexCAN (controller area network)	Supports the standard CAN communications protocol
Frequency-modulated phase-locked loop (FMPLL)	Generates high-speed system clocks and supports programmable frequency modulation
Internal multiplexer (IMUX) SIU subblock	Allows flexible mapping of peripheral interface on the different pins of the device
Inter-integrated circuit (I ² C [™]) bus	A two wire bidirectional serial bus that provides a simple and efficient method of data exchange between devices
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests
JTAG controller	Provides the means to test chip functionality and connectivity while remaining transparent to system logic when not in test mode
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications
Power control unit (MC_PCU)	Reduces the overall power consumption by disconnecting parts of the device from the power supply via a power switching device; device components are grouped into sections called "power domains" which are controlled by the PCU
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device

Table 3. MPC5604B/C series block summary

		-					uo		Pin	num	ber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PC[2]	PCR[34]	AF0 AF1 AF2 AF3 —	GPIO[34] SCK_1 CAN4TX ¹¹ — EIRQ[5]	SIUL DSPI_1 FlexCAN_4 SIUL	I/O I/O O I	Μ	Tristate	50	50	78	117	A11
PC[3]	PCR[35]	AF0 AF1 AF2 AF3 — —	GPIO[35] CS0_1 MA[0] — CAN1RX CAN4RX ¹¹ EIRQ[6]	SIUL DSPI_1 ADC — FlexCAN_1 FlexCAN_4 SIUL	/0 /0 - 	S	Tristate	49	49	77	116	B11
PC[4]	PCR[36]	AF0 AF1 AF2 AF3 —	GPIO[36] — — — SIN_1 CAN3RX ¹¹	SIUL — — DSPI_1 FlexCAN_3	I/O — — — —	Μ	Tristate	62	62	92	131	B7
PC[5]	PCR[37]	AF0 AF1 AF2 AF3	GPIO[37] SOUT_1 CAN3TX ¹¹ — EIRQ[7]	SIUL DSPI1 FlexCAN_3 SIUL	I/O O O I	Μ	Tristate	61	61	91	130	A7
PC[6]	PCR[38]	AF0 AF1 AF2 AF3	GPIO[38] LIN1TX — —	SIUL LINFlex_1 —	I/O O 	S	Tristate	16	16	25	36	R2
PC[7]	PCR[39]	AF0 AF1 AF2 AF3 —	GPIO[39] — — LIN1RX WKPU[12] ⁴	SIUL — — LINFlex_1 WKPU	I/O 	S	Tristate	17	17	26	37	P3
PC[8]	PCR[40]	AF0 AF1 AF2 AF3	GPIO[40] LIN2TX — —	SIUL LINFlex_2 —	I/O O —	S	Tristate	63	63	99	143	A1

		-					uo		Pir	num	ber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PD[1]	PCR[49]	AF0 AF1 AF2 AF3 —	GPIO[49] — — GPI[5]	SIUL — — ADC	 - 	Ι	Tristate	_	_	42	64	T12
PD[2]	PCR[50]	AF0 AF1 AF2 AF3 —	GPIO[50] - - GPI[6]	SIUL — — ADC	 - 	-	Tristate	_	_	43	65	R12
PD[3]	PCR[51]	AF0 AF1 AF2 AF3 —	GPI0[51] — — GPI[7]	SIUL — — ADC	 	Ι	Tristate			44	66	P13
PD[4]	PCR[52]	AF0 AF1 AF2 AF3 —	GPI0[52] — — — GPI[8]	SIUL — — ADC	 - - 	I	Tristate	_	_	45	67	R13
PD[5]	PCR[53]	AF0 AF1 AF2 AF3 —	GPIO[53] — — — GPI[9]	SIUL — — ADC	 - 	Ι	Tristate	_	_	46	68	T13
PD[6]	PCR[54]	AF0 AF1 AF2 AF3 —	GPIO[54] GPI[10]	SIUL — — — ADC	 - - 	I	Tristate	_	_	47	69	T14
PD[7]	PCR[55]	AF0 AF1 AF2 AF3 —	GPIO[55] — — — GPI[11]	SIUL — — — ADC	 - - 	I	Tristate	_	_	48	70	R14
PD[8]	PCR[56]	AF0 AF1 AF2 AF3 —	GPIO[56] — — — GPI[12]	SIUL — — ADC	 - 	Ι	Tristate			49	71	T15

		-					u		Pir	num	ber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PE[10]	PCR[74]	AF0 AF1 AF2 AF3 —	GPIO[74] LIN3TX CS3_1 EIRQ[10]	SIUL LINFlex_3 DSPI_1 SIUL	I/O O O I	S	Tristate	_	_	11	15	G3
PE[11]	PCR[75]	AF0 AF1 AF2 AF3 —	GPIO[75] — CS4_1 — LIN3RX WKPU[14] ⁴	SIUL DSPI_1 LINFlex_3 WKPU	/O 0 	S	Tristate			13	17	H2
PE[12]	PCR[76]	AF0 AF1 AF2 AF3 —	GPIO[76] E1UC[19] ¹³ SIN_2 EIRQ[11]	SIUL eMIOS_1 DSPI_2 SIUL	/O - /O 	S	Tristate			76	109	C14
PE[13]	PCR[77]	AF0 AF1 AF2 AF3	GPIO[77] SOUT2 E1UC[20] —	SIUL DSPI_2 eMIOS_1 —	I/O O I/O —	S	Tristate				103	D15
PE[14]	PCR[78]	AF0 AF1 AF2 AF3 —	GPIO[78] SCK_2 E1UC[21] — EIRQ[12]	SIUL DSPI_2 eMIOS_1 SIUL	/O /O /O 	S	Tristate				112	C13
PE[15]	PCR[79]	AF0 AF1 AF2 AF3	GPIO[79] CS0_2 E1UC[22] —	SIUL DSPI_2 eMIOS_1 —	I/O I/O I/O —	М	Tristate				113	A13
PF[0]	PCR[80]	AF0 AF1 AF2 AF3 —	GPIO[80] E0UC[10] CS3_1 — ANS[8]	SIUL eMIOS_0 DSPI_1 — ADC	/O /O 0 	J	Tristate	—	—	—	55	N10
PF[1]	PCR[81]	AF0 AF1 AF2 AF3 —	GPIO[81] E0UC[11] CS4_1 — ANS[9]	SIUL eMIOS_0 DSPI_1 — I	I/O I/O O I	J	Tristate				56	P10

		-					Ľ		Pin	num	ber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PF[10]	PCR[90]	AF0 AF1 AF2 AF3	GPIO[90] — — —	SIUL — — —	I/O 	М	Tristate	_			38	R3
PF[11]	PCR[91]	AF0 AF1 AF2 AF3	GPIO[91] — — — WKPU[15] ⁴	SIUL — — — WKPU	I/O - 	S	Tristate	_	_	_	39	R4
PF[12]	PCR[92]	AF0 AF1 AF2 AF3	GPIO[92] E1UC[25] — —	SIUL eMIOS_1 	I/O I/O 	М	Tristate	—			35	R1
PF[13]	PCR[93]	AF0 AF1 AF2 AF3	GPIO[93] E1UC[26] — WKPU[16] ⁴	SIUL eMIOS_1 WKPU	I/O I/O 	S	Tristate	_	_	_	41	T6
PF[14]	PCR[94]	AF0 AF1 AF2 AF3	GPIO[94] CAN4TX ¹¹ E1UC[27] CAN1TX	SIUL FlexCAN_4 eMIOS_1 FlexCAN_4	I/O O I/O O	М	Tristate	_	43		102	D14
PF[15]	PCR[95]	AF0 AF1 AF2 AF3 — —	GPIO[95] — — CAN1RX CAN4RX ¹¹ EIRQ[13]	SIUL — — FlexCAN_1 FlexCAN_4 SIUL	I/O — — — — — — —	S	Tristate	_	42		101	E15
PG[0]	PCR[96]	AF0 AF1 AF2 AF3	GPIO[96] CAN5TX ¹¹ E1UC[23] —	SIUL FlexCAN_5 eMIOS_1 —	I/O O I/O	М	Tristate	—	41	—	98	E14
PG[1]	PCR[97]	AF0 AF1 AF2 AF3 —	GPIO[97] 	SIUL — eMIOS_1 — FlexCAN_5 SIUL	I/O 	S	Tristate	_	40		97	E13

3.14 Thermal characteristics

3.14.1 Package thermal characteristics

Sym	nbol	С	Parameter	Conditions ²	Pin count	Value	Unit
$R_{\theta JA}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	60	°C/W
			junction-to-ambient natural convection ³		100	64	
					144	64	
				Four-layer board - 2s2p	64	42	
					100	51	
					144	49	
$R_{\theta JB}$	CC	D	Thermal resistance,	Single-layer board - 1s 64	64	24	°C/W
			junction-to-board ⁴		100	36	
					144	37	
				Four-layer board - 2s2p	64	24	
					100	34	
					144	35	
R_{\thetaJC}	СС	D			64	11	°C/W
			junction-to-case ⁵		100	22	
					144	22	
				Four-layer board - 2s2p	64	11	
					100	22	
					144	22	
Ψ_{JB}	CC	D	Junction-to-board thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	33	
					144	34	
				Four-layer board - 2s2p	64	TBD	
					100	34	
					144	35	
Ψ_{JC}	CC	D	Junction-to-case thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	9	
					144	10	
				Four-layer board - 2s2p	64	TBD	
					100	9	
					144	10	

Table 15. LQFP thermal characteristics¹

¹ Thermal characteristics are based on simulation.

Package pinouts and signal descriptions

C					144/100) LQFP			64 L	QFP	
Sup	ply seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP ²		SRC ³ = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	2	PB[9]	1%	—	1%	—	1%	—	1%	
			PB[8]	1%	—	1%	—	1%	—	1%	—
			PB[10]	6%	—	7%	—	6%	—	7%	—
			PF[0]	6%	—	7%	—	—	—	—	—
			PF[1]	7%	—	8%	—	—	—	—	
			PF[2]	7%	—	8%	—	—	—	—	
			PF[3]	7%		9%	—	—	_		
			PF[4]	8%	—	9%	—	—	—	—	
			PF[5]	8%	—	10%	—	—	—	—	
			PF[6]	8%	_	10%	—	—	_	_	
			PF[7]	9%	_	10%	_	_	_	—	_
	2	_	PD[0]	1%		1%	_	_	_	_	
			PD[1]	1%		1%	_	_	_	_	
			PD[2]	1%	_	1%	_	_	_		
			PD[3]	1%		1%	_	_	_	_	
			PD[4]	1%		1%	_	_	_	_	
			PD[5]	1%		1%	_	_	_		_
			PD[6]	1%		1%					_
			PD[7]	1%		1%					_
			PD[8]	1%		1%					_
		2	PB[4]	1%		1%		1%		1%	_
			PB[5]	1%		1%		1%		2%	_
			PB[6]	1%		1%		1%		2%	_
			PB[7]	1%		1%		1%		2%	_
			PD[9]	1%		1%					
			PD[10]	1%		1%					_
			PD[11]	1%		1%					
		2	PB[11]	11%		13%		17%		21%	
			PD[12]	11%		13%					
		2	PB[12]	11%		13%		18%		21%	
		_	PD[13]			12%		_			
						,.					

Table 24. I/O weight¹ (continued)

MPC5604B/C Microcontroller Data Sheet, Rev. 11

Example 1. No regulator (worst case)

The $|\Delta_{VDD(STDBY)}|$ parameter can be seen as the V_{DD} voltage drop through the ESR resistance of the regulator stability capacitor when the I_{DD_BV} current required to load V_{DD_LV} domain during the standby exit. It is thus possible to define the maximum equivalent resistance ESR_{STDBY}(MAX) of the total capacitance on the V_{DD} supply:

 $\text{ESR}_{\text{STDBY}}(\text{MAX}) = |\Delta_{\text{VDD}(\text{STDBY})}|/\text{I}_{\text{DD} \text{ BV}} = (30 \text{ mV})/(300 \text{ mA}) = 0.1\Omega^{-1}$

The dVDD(STDBY)/dt parameter can be seen as the V_{DD} voltage drop at the capacitance pin (excluding ESR drop) while providing the I_{DD_BV} supply required to load V_{DD_LV} domain during the standby exit. It is thus possible to define the minimum equivalent capacitance $C_{STDBY}(MIN)$ of the total capacitance on the V_{DD} supply:

 $C_{STDBY}(MIN) = I_{DD BV}/dVDD(STDBY)/dt = (300 mA)/(15 mV/\mu s) = 20 \mu F$

This configuration is a worst case, with the assumption no regulator is available.

Example 2. Simplified regulator

The regulator should be able to provide significant amount of the current during the standby exit process. For example, in case of an ideal voltage regulator providing 200 mA current, it is possible to recalculate the equivalent $ESR_{STDBY}(MAX)$ and $C_{STDBY}(MIN)$ as follows:

 $ESR_{STDBY}(MAX) = |\Delta_{VDD(STDBY)}|/(I_{DD BV} - 200 mA) = (30 mV)/(100 mA) = 0.3 \Omega$

 $C_{\text{STDBY}}(\text{MIN}) = (I_{\text{DD} BV} - 200 \text{ mA})/d\text{VDD}(\text{STDBY})/dt = (300 \text{ mA} - 200 \text{ mA})/(15 \text{ mV/}\mu\text{s}) = 6.7 \mu\text{F}$

In case optimization is required, $C_{\text{STDBY}}(\text{MIN})$ and $\text{ESR}_{\text{STDBY}}(\text{MAX})$ should be calculated based on the regulator characteristics as well as the board V_{DD} plane characteristics.

3.17.2 Low voltage detector electrical characteristics

The device implements a Power-on Reset (POR) module to ensure correct power-up initialization, as well as four low voltage detectors (LVDs) to monitor the V_{DD} and the V_{DD} LV voltage while device is supplied:

- POR monitors V_{DD} during the power-up phase to ensure device is maintained in a safe reset state (refer to RGM Destructive Event Status (RGM_DES) Register flag F_POR in device reference manual)
- LVDHV3 monitors V_{DD} to ensure device reset below minimum functional supply (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD27 in device reference manual)
- LVDHV5 monitors V_{DD} when application uses device in the 5.0 V ± 10% range (refer to RGM Functional Event Status (RGM_FES) Register flag F_LVD45 in device reference manual)
- LVDLVCOR monitors power domain No. 1 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD1 in device reference manual
- LVDLVBKP monitors power domain No. 0 (refer to RGM Destructive Event Status (RGM_DES) Register flag F_LVD12_PD0 in device reference manual)

NOTE

When enabled, power domain No. 2 is monitored through LVDLVBKP.

^{1.} Based on typical time for standby exit sequence of 20 µs, ESR(MIN) can actually be considered at ~50 kHz.

Package pinouts and signal descriptions

Symb	al	с	Parameter	Conditions ¹		Unit		
Symb		C	Farameter	Conditions	Min	Тур	Max	onn
I _{FLPW}	СС	D	Sum of the current consumption on VDD_HV and VDD_BV	During code flash memory low-power mode		—	900	μA
				During data flash memory low-power mode		—	900	
I _{FPWD}	СС	D	Sum of the current consumption on VDD_HV and VDD_BV	During code flash memory power-down mode	—	—	150	μA
				During data flash memory power-down mode	-	—	150	

 Table 32. Flash memory power supply DC electrical characteristics

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² This value is only relative to the actual duration of the read cycle

 $^3~f_{CPU}$ 64 MHz can be achieved only at up to 105 $^\circ\text{C}$

3.19.3 Start-up/Switch-off timings

Symbol		с	Parameter	Conditions ¹			Unit	
Cymbol		Ũ	- ardinotor	Contailione	Min	Тур	Мах	onic
T _{FLARSTEXIT}	СС	Т	Delay for Flash module to exit reset mode	Code Flash	—	—	125	μs
		Т		Data Flash		—	125	
T _{FLALPEXIT}	СС	Т	Delay for Flash module to exit low-power	Code Flash			0.5	
		Т	mode	Data Flash	_	—	0.5	†
T _{FLAPDEXIT}	СС	Т	Delay for Flash module to exit power-down	Code Flash	_	—	30	
		Т	mode	Data Flash	—	—	30	Ī
T _{FLALPENTRY}	СС	Т	Delay for Flash module to enter low-power	Code Flash	_	_	0.5	Ī
		Т	mode	Data Flash	—	—	0.5	Ī
T _{FLAPDENTRY}	СС	Т	Delay for Flash module to enter power-down	Code Flash			1.5	Ī
		Т	mode	Data Flash	—	—	1.5	İ I

Table 33. Start-up time/Switch-off time

 1 V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

3.20 Electromagnetic compatibility (EMC) characteristics

Susceptibility tests are performed on a sample basis during product characterization.

3.20.1 Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Package pinouts and signal descriptions

Symbo	al	с	Parameter	Conditions ¹		Unit		
Symbol		C	Falameter	Conditions	Min Typ		Max	Unit
f _{PLLIN}	SR		FMPLL reference clock ²	—	4		64	MHz
Δ_{PLLIN}	SR		FMPLL reference clock duty cycle ²	-	40	_	60	%
f _{PLLOUT}	CC	D	FMPLL output clock frequency	—	16		64	MHz
f _{VCO} 3	СС		VCO frequency without frequency modulation	_	256	_	512	MHz
		С	VCO frequency with frequency modulation	_	245	_	533	
f _{CPU}	SR	_	System clock frequency	—			64	MHz
f _{FREE}	СС	Ρ	Free-running frequency	_	20		150	MHz
t _{LOCK}	СС	Ρ	FMPLL lock time	Stable oscillator (f _{PLLIN} = 16 MHz)	_	40	100	μs
Δt_{STJIT}	СС		FMPLL short term jitter ⁴	f _{sys} maximum	-4		4	%
Δt_{LTJIT}	СС		FMPLL long term jitter	f _{PLLIN} = 16 MHz (resonator), f _{PLLCLK} @ 64 MHz, 4000 cycles		_	10	ns
I _{PLL}	СС	С	FMPLL consumption	T _A = 25 °C	_	_	4	mA

Table 41. FMPLL electrical characteristics

 $^1~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified.

² PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify f_{PLLIN} and Δ_{PLLIN} .

³ Frequency modulation is considered ±4%

⁴ Short term jitter is measured on the clock rising edge at cycle n and n+4.

3.24 Fast internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz fast internal RC oscillator. This is used as the default clock at the power-up of the device.

Symbol		С	Parameter	Conditions ¹	Value			Unit
		0	i didineter	Conditions	Min	Тур	Мах	
f _{FIRC}	СС		Fast internal RC oscillator high	T _A = 25 °C, trimmed	_	16		MHz
	SR	_	frequency	_	12		20	
I _{FIRCRUN} ^{2,}	СС	Т	Fast internal RC oscillator high frequency current in running mode	T _A = 25 °C, trimmed	_		200	μA
I _{FIRCPWD}	CC		Fast internal RC oscillator high frequency current in power down mode	T _A = 125 °C			10	μA

Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics




Figure 32. DSPI PCS strobe (PCSS) timing

3.27.3 Nexus characteristics

No.	Symbol		с	Parameter		Value			
NO.				Falameter	Min	Тур	Max	Unit	
1	t _{TCYC}	CC	D	TCK cycle time	64	—	—	ns	
2	t _{MCYC}	CC	D	MCKO cycle time	32	—	—	ns	
3	t _{MDOV}	CC	D	MCKO low to MDO data valid	_	—	8	ns	
4	t _{MSEOV}	CC	D	MCKO low to MSEO_b data valid	_	—	8	ns	
5	t _{EVTOV}	CC	D	MCKO low to EVTO data valid	_	—	8	ns	
10	t _{NTDIS}	CC	D	TDI data setup time	15	—	—	ns	
	t _{NTMSS}	CC	D	TMS data setup time	15	—	—	ns	
11	t _{NTDIH}	CC	D	TDI data hold time	5	—	—	ns	
	t _{NTMSH}	CC	D	TMS data hold time	5	—	—	ns	
12	t _{TDOV}	CC	D	TCK low to TDO data valid	35	—	_	ns	
13	t _{TDOI}	CC	D	TCK low to TDO data invalid	6	_	_	ns	

Table 48. Nexu	is characteristics
----------------	--------------------

Package characteristics

	MECHANICAL OUTLINES DICTIONARY		DOCUMENT NO: 98ASS23234W				
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.			PAGE:	840F			
© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E			
NOTES:							
1. DIMENSIONS ARE IN MI	LLIMETERS.						
2. DIMENSIONING AND TOL	ERANCING PER	ASME Y14.5M-19	994.				
3. DATUMS A, B AND D TO) BE DETERMINE	D AT DATUM PLA	NE H.				
A DIMENSIONS TO BE DET	FERMINED AT SE	ATING PLANE C.					
THIS DIMENSION DOES PROTRUSION SHALL NOT BY MORE THAN 0.08 mr LOCATED ON THE LOWEF PROTRUSION AND ADJAC	T CAUSE THE LE n AT MAXIMUM M R RADIUS OR TH	AD WIDTH TO EX ATERIAL CONDIT E FOOT. MINIMU	CEED TH ION. DA JM SPACE	HE UPPER LIMIT AMBAR CANNOT BE E BETWEEN			
THIS DIMENSION DOES IS 0.25 mm PER SIDE. DIMENSION INCLUDING	THIS DIMENSI	ON IS MAXIMUM					
A EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.					
	8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.						
TITLE: 64LD LQFP,		CASE NUMBER: 8	340F-02				
10 X 10 X 1.4	PKG,	STANDARD: JEDE	C MS-0	26 BCD			
0.5 PITCH, CASE (DUTLINE	PACKAGE CODE:	8426	SHEET: 3			

Figure 37. 64 LQFP package mechanical drawing (3 of 3)

MPC5604B/C Microcontroller Data Sheet, Rev. 11

4.1.3 144 LQFP





Figure 41. 144 LQFP package mechanical drawing (1 of 2)

Package characteristics





Document revision history

Revision	Date	Description of Changes
6	15-Mar-2010	In the "Introduction" section, relocated a note. In the "MPC5604B/C device comparison" table, added footnote regarding SCI and CAN. In the "Absolute maximum ratings" table, removed the min value of V _{IN} relative to V _{DD} . In the "Recommended operating conditions (3.3 V)" table: * T _A C-Grade Part, TJ C-Grade Part, TA V-Grade Part, TJ V-Grade Part, TA M-Grade Part, TJ M-Grade Part; added new rows. * TV _{DD} : made single row. In the "LQFP thermal characteristics" table, added more rows. Removed '208 MAPBGA thermal characteristics" table. In the "I/O consumption" table: * Removed I _{DVNSEG} row. * Added "I/O weight" table. In the "Voltage regulator electrical characteristics" table: * Updated the values. * Removed I _{VREGREF} and I _{VREDLVD12} . * Added a note about I _{DD_BC} . In the "Low voltage monitor electrical characteristics" table: * Updated V _{PORH} values. * Updated V _{PORH} values. * Updated V _{DORH} value. Entirely updated the "Flash power supply DC electrical characteristics" table. In the "Slow external crystal oscillator (32 kHz) electrical characteristics" table. In the "Slow external crystal oscillator (32 kHz) electrical characteristics" table: Nemoved g _{INXOSC} row. * Inserted values of I _{SXOSCEIAS} . Entirely updated the "Fast internal RC oscillator (16 MHz) electrical characteristics" table: In the "ADC conversion characteristics" table: updated the "DSPI characteristics" table. In the "ADC conversion characteristics" table. In the "Orderable part number summary" table, modified some orderable part number. Updated the "DSPI characteristics" table. In the "Orderable part number summary" table, modified some orderable part number. Updated the note shout the condition from "Flash read access timing" table Removed the note shout the condition from "Flash read access timing" table Remov

Table 50. Revision history (continued)

Appendix A Abbreviations

Table A-1 lists abbreviations used but not defined elsewhere in this document.

Table A-1. Abbreviations

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2012. All rights reserved.

MPC5604BC Rev. 11 12/2012

