

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bavlq6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- <sup>1</sup> Feature set dependent on selected peripheral multiplexing—table shows example implementation
- <sup>2</sup> Based on 125 °C ambient operating temperature
- <sup>3</sup> See the eMIOS section of the device reference manual for information on the channel configuration and functions.
- <sup>4</sup> IC Input Capture; OC Output Compare; PWM Pulse Width Modulation; MC Modulus counter
- <sup>5</sup> SCI0, SCI1 and SCI2 are available. SCI3 is not available.
- <sup>6</sup> CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
- <sup>7</sup> CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
- <sup>8</sup> I/O count based on multiplexing with peripherals
- <sup>9</sup> 208 MAPBGA available only as development package for Nexus2+

4

# 2 Block diagram

Figure 1 shows a top-level block diagram of the MPC5604B/C device series.



Figure 1. MPC5604B/C block diagram

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
A	PC[8]	PC[13]	NC	NC	PH[8]	PH[4]	PC[5]	PC[0]	NC	NC	PC[2]	NC	PE[15]	NC	NC	NC	A
В	PC[9]	PB[2]	NC	PC[12]	PE[6]	PH[5]	PC[4]	PH[9]	PH[10]	NC	PC[3]	PG[11]	PG[15]	PG[14]	PA[11]	PA[10]	в
С	PC[14]	VDD_HV	PB[3]	PE[7]	PH[7]	PE[5]	PE[3]	VSS_LV	PC[1]	NC	PA[5]	NC	PE[14]	PE[12]	PA[9]	PA[8]	С
D	NC	NC	PC[15]	NC	PH[6]	PE[4]	PE[2]	VDD_LV	VDD_HV	NC	PA[6]	NC	PG[10]	PF[14]	PE[13]	PA[7]	D
Е	PG[4]	PG[5]	PG[3]	PG[2]					1				PG[1]	PG[0]	PF[15]	VDD_HV	Е
F	PE[0]	PA[2]	PA[1]	PE[1]									PH[0]	PH[1]	PH[3]	PH[2]	F
G	PE[9]	PE[8]	PE[10]	PA[0]			VSS_HV	VSS_HV	VSS_HV	VSS_HV	ſ		VDD_HV	NC	NC	MSEO	G
н	VSS_HV	PE[11]	VDD_HV	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			MDO3	MDO2	MDO0	MDO1	н
J	RESET	VSS_LV	NC	NC			VSS_HV	VSS_HV	VSS_HV	VSS_HV			NC	NC	NC	NC	J
к	EVTI	NC	VDD_BV	VDD_LV			VSS_HV	VSS_HV	VSS_HV	VSS_HV			NC	PG[12]	PA[3]	PG[13]	к
L	PG[9]	PG[8]	NC	EVTO				I	1	1	L		PB[15]	PD[15]	PD[14]	PB[14]	L
М	PG[7]	PG[6]	PC[10]	PC[11]									PB[13]	PD[13]	PD[12]	PB[12]	М
Ν	PB[1]	PF[9]	PB[0]	NC	NC	PA[4]	VSS_LV	EXTAL	VDD_HV	PF[0]	PF[4]	NC	PB[11]	PD[10]	PD[9]	PD[11]	Ν
Ρ	PF[8]	NC	PC[7]	NC	NC	PA[14]	VDD_LV	XTAL	PB[10]	PF[1]	PF[5]	PD[0]	PD[3]	VDD_HV _ADC	PB[6]	PB[7]	Ρ
R	PF[12]	PC[6]	PF[10]	PF[11]	VDD_HV	PA[15]	PA[13]	NC	OSC32K _XTAL	PF[3]	PF[7]	PD[2]	PD[4]	PD[7]	VSS_HV _ADC	PB[5]	R
т	NC	NC	NC	МСКО	NC	PF[13]	PA[12]	NC	OSC32K _EXTAL	PF[2]	PF[6]	PD[1]	PD[5]	PD[6]	PD[8]	PB[4]	Т
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	
Not	Note: 208 MAPBGA available only as development package for Nexus 2+.													NC	= Not c	connecte	ed

Note: 208 MAPBGA available only as development package for Nexus 2+.

Figure 6. 208 MAPBGA configuration

#### 3.2 Pad configuration during reset phases

All pads have a fixed configuration under reset.

During the power-up phase, all pads are forced to tristate.

After power-up phase, all pads are forced to tristate with the following exceptions:

- PA[9] (FAB) is pull-down. Without external strong pull-up the device starts fetching from flash.
- PA[8] (ABS[0]) is pull-up. •
- RESET pad is driven low. This is pull-up only after PHASE2 reset completion. •
- JTAG pads (TCK, TMS and TDI) are pull-up whilst TDO remains tristate.
- Precise ADC pads (PB[7:4] and PD[11:0]) are left tristate (no output buffer available). •
- Main oscillator pads (EXTAL, XTAL) are tristate. ٠
- Nexus output pads (MDO[n], MCKO, EVTO, MSEO) are forced to output.

		1					uo		Pin	num	ber	
Port pin	PCR	Alternate function	Function	Peripheral	I/O direction <sup>2</sup>	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA <sup>3</sup>
PA[2]	PCR[2]	AF0 AF1 AF2 AF3 —	GPIO[2] E0UC[2] — — WKPU[3] <sup>4</sup>	SIUL eMIOS_0 — WKPU	/O  /O  	S	Tristate	3	3	5	9	F2
PA[3]	PCR[3]	AF0 AF1 AF2 AF3 —	GPIO[3] E0UC[3] — EIRQ[0]	SIUL eMIOS_0 — SIUL	/O  /O  	S	Tristate	43	39	68	90	K15
PA[4]	PCR[4]	AF0 AF1 AF2 AF3 —	GPIO[4] E0UC[4] — WKPU[9] <sup>4</sup>	SIUL eMIOS_0  WKPU	/O  /O  	S	Tristate	20	20	29	43	N6
PA[5]	PCR[5]	AF0 AF1 AF2 AF3	GPIO[5] E0UC[5] — —	SIUL eMIOS_0 —	I/O I/O 	М	Tristate	51	51	79	118	C11
PA[6]	PCR[6]	AF0 AF1 AF2 AF3 —	GPIO[6] E0UC[6] — EIRQ[1]	SIUL eMIOS_0 — SIUL	/O  /O  	S	Tristate	52	52	80	119	D11
PA[7]	PCR[7]	AF0 AF1 AF2 AF3 —	GPIO[7] E0UC[7] LIN3TX — EIRQ[2]	SIUL eMIOS_0 LINFlex_3 — SIUL	/O  /O 	S	Tristate	44	44	71	104	D16
PA[8]	PCR[8]	AF0 AF1 AF2 AF3 — N/A <sup>6</sup> —	GPIO[8] E0UC[8] — EIRQ[3] ABS[0] LIN3RX	SIUL eMIOS_0 — SIUL BAM LINFlex_3	/O  /O        	S	Input, weak pull-up	45	45	72	105	C16
PA[9]	PCR[9]	AF0 AF1 AF2 AF3 N/A <sup>6</sup>	GPIO[9] E0UC[9] — FAB	SIUL eMIOS_0 — BAM	/O  /O  	S	Pull-down	46	46	73	106	C15

Table 6. Functional port pin descriptions (continued)

		1					uo	Pin number				
Port pin	PCR	Alternate function	Function	Peripheral	I/O direction <sup>2</sup>	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA <sup>3</sup>
PB[10]	PCR[26]	AF0 AF1 AF2 AF3 —	GPIO[26] — — — ANS[2] WKPU[8] <sup>4</sup>	SIUL — — ADC WKPU	I/O — — — — — —	J	Tristate	31	31	40	54	P9
PB[11] <sup>8</sup>	PCR[27]	AF0 AF1 AF2 AF3 —	GPIO[27] E0UC[3] — CS0_0 ANS[3]	SIUL eMIOS_0  DSPI_0 ADC	I/O I/O I/O I	J	Tristate	38	36	59	81	N13
PB[12]	PCR[28]	AF0 AF1 AF2 AF3	GPIO[28] E0UC[4] — CS1_0 ANX[0]	SIUL eMIOS_0  DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	39	_	61	83	M16
PB[13]	PCR[29]	AF0 AF1 AF2 AF3 —	GPIO[29] E0UC[5] — CS2_0 ANX[1]	SIUL eMIOS_0  DSPI_0 ADC	/O  /O  0 	J	Tristate	40	_	63	85	M13
PB[14]	PCR[30]	AF0 AF1 AF2 AF3 —	GPIO[30] E0UC[6] — CS3_0 ANX[2]	SIUL eMIOS_0  DSPI_0 ADC	/O  /O — 0 	J	Tristate	41	37	65	87	L16
PB[15]	PCR[31]	AF0 AF1 AF2 AF3 —	GPIO[31] E0UC[7] — CS4_0 ANX[3]	SIUL eMIOS_0 — DSPI_0 ADC	I/O I/O — 0 I	J	Tristate	42	38	67	89	L13
PC[0] <sup>9</sup>	PCR[32]	AF0 AF1 AF2 AF3	GPIO[32] — TDI —	SIUL — JTAGC —	I/O  	М	Input, weak pull-up	59	59	87	126	A8
PC[1] <sup>9</sup>	PCR[33]	AF0 AF1 AF2 AF3	GPIO[33] — TDO <sup>10</sup> —	SIUL — JTAGC —	I/O — 0 —	М	Tristate	54	54	82	121	C9

## Table 6. Functional port pin descriptions (continued)

		1					uo		Pin	num	ber	
Port pin	PCR	Alternate functior	Function	Peripheral	I/O direction <sup>2</sup>	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA <sup>3</sup>
PF[2]	PCR[82]	AF0 AF1 AF2 AF3 —	GPIO[82] E0UC[12] CS0_2 — ANS[10]	SIUL eMIOS_0 DSPI_2 — ADC	I/O I/O I/O I	J	Tristate	_	_	_	57	T10
PF[3]	PCR[83]	AF0 AF1 AF2 AF3	GPIO[83] E0UC[13] CS1_2 — ANS[11]	SIUL eMIOS_0 DSPI_2 — ADC	/O  /O 0 	J	Tristate	_	_	_	58	R10
PF[4]	PCR[84]	AF0 AF1 AF2 AF3 —	GPIO[84] E0UC[14] CS2_2 — ANS[12]	SIUL eMIOS_0 DSPI_2 — ADC	/O  /O 0 	J	Tristate	_	_		59	N11
PF[5]	PCR[85]	AF0 AF1 AF2 AF3	GPIO[85] E0UC[22] CS3_2 — ANS[13]	SIUL eMIOS_0 DSPI_2 — ADC	/O  /O 0 	J	Tristate		_		60	P11
PF[6]	PCR[86]	AF0 AF1 AF2 AF3 —	GPIO[86] E0UC[23] — — ANS[14]	SIUL eMIOS_0 — ADC	/O  /O  	J	Tristate				61	T11
PF[7]	PCR[87]	AF0 AF1 AF2 AF3 —	GPIO[87] — — — ANS[15]	SIUL — — — ADC	I/O — — — I	J	Tristate		_	_	62	R11
PF[8]	PCR[88]	AF0 AF1 AF2 AF3	GPIO[88] CAN3TX <sup>14</sup> CS4_0 CAN2TX <sup>15</sup>	SIUL FlexCAN_3 DSPI_0 FlexCAN_2	I/O O O O	М	Tristate		—		34	P1
PF[9]	PCR[89]	AF0 AF1 AF2 AF3 	GPIO[89]  CS5_0  CAN2RX <sup>15</sup> CAN3RX <sup>14</sup>	SIUL  DSPI_0  FlexCAN_2 FlexCAN_3	I/O — — — — — —	S	Tristate				33	N2

## Table 6. Functional port pin descriptions (continued)

<sup>1</sup> Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

## 3.11.2 NVUSRO[OSCILLATOR\_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR\_MARGIN bit value. Table 10 shows how NVUSRO[OSCILLATOR\_MARGIN] controls the device configuration.

### Table 10. OSCILLATOR\_MARGIN field description

Value <sup>1</sup>	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

## 3.11.3 NVUSRO[WATCHDOG\_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG\_EN bit value. Table 11 shows how NVUSRO[WATCHDOG\_EN] controls the device configuration.

### Table 11. WATCHDOG\_EN field description

Value <sup>1</sup>	Description
0	Disable after reset
1	Enable after reset

<sup>1</sup> Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

# 3.14 Thermal characteristics

# 3.14.1 Package thermal characteristics

Sym	nbol	С	Parameter	Conditions <sup>2</sup>	Pin count	Value	Unit
$R_{\thetaJA}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	60	°C/W
			junction-to-ambient natural		100	64	
					144	64	
				Four-layer board - 2s2p	64	42	1
					100	51	
					144	49	1
$R_{\theta JB}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	24	°C/W
			junction-to-board*		100	36	1
					144	37	-
				Four-layer board - 2s2p	64	24	
					100	34	
					144	35	1
$R_{\thetaJC}$	R <sub>0JC</sub> CC D	D	Thermal resistance,	Single-layer board - 1s	64	11	°C/W
			junction-to-case		100	22	1
			Four-layer board - 2s2p		144	22	1
				64	11	1	
					100	22	1
					144	22	1
$\Psi_{JB}$	CC	D	Junction-to-board thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	33	1
					144	34	
				Four-layer board - 2s2p	64	TBD	1
					100	34	1
					144	35	1
$\Psi_{\text{JC}}$	CC	D	Junction-to-case thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	9	1
					144	10	1
				Four-layer board - 2s2p	64	TBD	1
					100	9	1
					144	10	1

### Table 15. LQFP thermal characteristics<sup>1</sup>

<sup>1</sup> Thermal characteristics are based on simulation.

Cum	Supply segment				144/100	LQFP			64 L	QFP	
Sup	piy seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP <sup>2</sup>		SRC <sup>3</sup> = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	2	PB[9]	1%	—	1%	—	1%	—	1%	—
			PB[8]	1%		1%	—	1%	—	1%	_
			PB[10]	6%		7%	—	6%	—	7%	_
	—	—	PF[0]	6%	—	7%	—	—	—	—	—
		—	PF[1]	7%	_	8%	—	—	—	—	_
		—	PF[2]	7%	_	8%	—	—	—	—	—
		—	PF[3]	7%	—	9%	—	—	—	—	—
		—	PF[4]	8%	_	9%	—	—	—	—	_
		—	PF[5]	8%	_	10%	—	—	—	—	_
		—	PF[6]	8%	—	10%	—	—	—	—	—
		_	PF[7]	9%		10%	—	—	_	—	
	2	_	PD[0]	1%		1%	—	—	_	—	
			PD[1]	1%	—	1%	—	—	—	—	—
			PD[2]	1%		1%	—	_	—	—	
		_	PD[3]	1%	_	1%	—	—	—	—	_
			PD[4]	1%	—	1%	—	—	—	—	—
		_	PD[5]	1%	_	1%	—	—	—	—	_
			PD[6]	1%		1%	—	_	—	—	
			PD[7]	1%	—	1%	—	—	—	—	—
		_	PD[8]	1%	_	1%	—	—	—	—	_
		2	PB[4]	1%	_	1%	—	1%	—	1%	—
			PB[5]	1%	—	1%	—	1%	—	2%	—
			PB[6]	1%	_	1%	—	1%	—	2%	—
			PB[7]	1%	_	1%	—	1%	—	2%	—
			PD[9]	1%	—	1%	—	—	—	—	—
		—	PD[10]	1%	—	1%	—	—	—	—	—
		—	PD[11]	1%	—	1%	_	_	_	—	—
		2	PB[11]	11%	—	13%		17%		21%	—
			PD[12]	11%	—	13%	—	—	—	—	—
		2	PB[12]	11%	—	13%		18%		21%	
		—	PD[13]	10%	—	12%	—	—	—	—	—

## Table 24. I/O weight<sup>1</sup> (continued)



Figure 8. Start-up reset requirements



Figure 9. Noise filtering on reset signal

Table 25. Reset electrical characteristics

Symb	ol	C	Parameter	Conditions <sup>1</sup>	Value			
Symbol		Ŭ	i didiliciti	Conditions	Min	Тур	Мах	onne
V <sub>IH</sub>	SR	Ρ	Input High Level CMOS (Schmitt Trigger)	_	0.65V <sub>DD</sub>	_	V <sub>DD</sub> +0.4	V



Figure 11.  $V_{DD HV}$  and  $V_{DD BV}$  maximum slope

When STANDBY mode is used, further constraints are applied to the both  $V_{DD_HV}$  and  $V_{DD_BV}$  in order to guarantee correct regulator function during STANDBY exit. This is described on Figure 12.

STANDBY regulator constraints should normally be guaranteed by implementing equivalent of CSTDBY capacitance on application board (capacitance and ESR typical values), but would actually depend on exact characteristics of application external regulator.



Figure 23. Spectral representation of input signal

Calling  $f_0$  the bandwidth of the source signal (and as a consequence the cut-off frequency of the anti-aliasing filter,  $f_F$ ), according to the Nyquist theorem the conversion rate  $f_C$  must be at least  $2f_0$ ; it means that the constant time of the filter is greater than or at least equal to twice the conversion period ( $t_c$ ). Again the conversion period  $t_c$  is longer than the sampling time  $t_s$ , which is just a portion of it, even when fixed channel continuous conversion mode is selected (fastest conversion rate at a specific channel): in conclusion it is evident that the time constant of the filter  $R_FC_F$  is definitively much higher than the sampling time  $t_s$ , so the charge level on  $C_S$  cannot be modified by the analog signal source during the time in which the sampling switch is closed.

The considerations above lead to impose new constraints on the external circuit, to reduce the accuracy error due to the voltage drop on  $C_S$ ; from the two charge balance equations above, it is simple to derive Equation 11 between the ideal and real sampled voltage on  $C_S$ :

$$\frac{V_{A2}}{V_{A}} = \frac{C_{P1} + C_{P2} + C_{F}}{C_{P1} + C_{P2} + C_{F} + C_{S}}$$

Eqn. 11

From this formula, in the worst case (when  $V_A$  is maximum, that is for instance 5 V), assuming to accept a maximum error of half a count, a constraint is evident on  $C_F$  value:

Eqn. 12

$$C_F > 2048 \bullet C_S$$

# 3.26.3 ADC electrical characteristics

## Table 44. ADC input leakage current

Symbol		C	Paramotor		Conditions		Unit		
J	1001	Č	Farameter		Conditions	Min	Тур	Мах	onne
I <sub>LKG</sub>	СС	D	Input leakage current	T <sub>A</sub> = -40 °C	No current injection on adjacent pin		1	70	nA
		D		T <sub>A</sub> = 25 °C		-	1	70	
		D		T <sub>A</sub> = 85 °C			3	100	
		D		T <sub>A</sub> = 105 °C			8	200	
		Ρ		T <sub>A</sub> = 125 °C		-	45	400	

### Table 45. ADC conversion characteristics

Symbol	c	Parameter	Conditional	Value				
Symbo	,	C	Farameter	Conditions	Min	Тур	Мах	Unit
V <sub>SS_ADC</sub>	SR	_	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub> ) <sup>2</sup>	_	-0.1		0.1	V
V <sub>DD_ADC</sub>	SR		Voltage on VDD_HV_ADC pin (ADC reference) with respect to ground (V <sub>SS</sub> )	_	V <sub>DD</sub> -0.1	_	V <sub>DD</sub> +0.1	V
V <sub>AINx</sub>	SR	_	Analog input voltage <sup>3</sup>	_	V <sub>SS_ADC</sub> -0.1	_	V <sub>DD_ADC</sub> +0.1	V
f <sub>ADC</sub>	SR	—	ADC analog frequency	_	6	_	32 + 4%	MHz
$\Delta_{ADC}_{SYS}$	SR	_	ADC digital clock duty cycle (ipg_clk)	ADCLKSEL = 1 <sup>4</sup>	45	_	55	%
IADCPWD	SR	_	ADC0 consumption in power down mode	_	—	Ι	50	μA
IADCRUN	SR	_	ADC0 consumption in running mode	_	_		4	mA
t <sub>ADC_PU</sub>	SR	_	ADC power up delay	_	_	_	1.5	μs
t <sub>s</sub>	СС	Т	Sampling time <sup>5</sup>	f <sub>ADC</sub> = 32 MHz, INPSAMP = 17	0.5	_		μs
				f <sub>ADC</sub> = 6 MHz, INPSAMP = 255	—	_	42	
t <sub>c</sub>	СС	Ρ	Conversion time <sup>6</sup>	f <sub>ADC</sub> = 32 MHz, INPCMP = 2	0.625	_		μs
C <sub>S</sub>	СС	D	ADC input sampling capacitance	_	—	_	3	pF
C <sub>P1</sub>	СС	D	ADC input pin capacitance 1	_	—	—	3	pF
C <sub>P2</sub>	сс	D	ADC input pin capacitance 2	_	_	_	1	pF

#### **On-chip peripherals** 3.27

#### **Current consumption** 3.27.1

Symbol		С	Parameter		Conditions	Typical value <sup>2</sup>	Unit		
I <sub>DD_BV(CAN)</sub>	CC	Т	CAN (FlexCAN) supply current on VDD_BV	Bitrate: 500 Kbyte/s Bitrate: 125 Kbyte/s	<ul> <li>Total (static + dynamic) consumption:</li> <li>FlexCAN in loop-back mode</li> <li>XTAL @ 8 MHz used as CAN engine clock source</li> <li>Message sending period is 580 µs</li> </ul>	8 * f <sub>periph</sub> + 85 8 * f <sub>periph</sub> + 27	μA		
I <sub>DD_BV(eMIOS)</sub>	СС	Т	eMIOS supply current on VDD_BV	Static consumption: • eMIOS channel OFF • Global prescaler enabled		29 * f <sub>periph</sub>	μA		
				<ul> <li>Dynamic cor</li> <li>It does no frequency</li> </ul>	nsumption: t change varying the (0.003 mA)	3			
I <sub>DD_BV(SCI)</sub>	СС	Т	SCI (LINFlex) supply current on VDD_BV	Total (static + dynamic) consumption: • LIN mode • Baudrate: 20 Kbyte/s		Total (static + dynamic) consumption: • LIN mode • Baudrate: 20 Kbyte/s		5 * f <sub>periph</sub> + 31	μA
I <sub>DD_BV(SPI)</sub>	СС	Т	SPI (DSPI) supply current	Ballast static consumption (only clocked)		1	μA		
				Ballast dyna (continuous • Baudrate: • Transmiss • Frame: 16	mic consumption communication): 2 Mbit/s sion every 8 μs δ bits	16 * f <sub>periph</sub>			
I <sub>DD_BV(ADC)</sub>	СС	Т	ADC supply current on VDD_BV	V <sub>DD</sub> = 5.5 V Ballast static consumption (no conversion)		41 * f <sub>periph</sub>	μA		
					Ballast dynamic consumption (continuous conversion) <sup>3</sup>	5 * f <sub>periph</sub>			
I <sub>DD_HV_ADC(ADC)</sub>	сс	Т	ADC supply current on VDD_HV_ADC	V <sub>DD</sub> = 5.5 V Analog static consumption (no conversion)		2 * f <sub>periph</sub>	μA		
					Analog dynamic consumption (continuous conversion)	75 * f <sub>periph</sub> + 32			
IDD_HV(FLASH)	CC	Т	Code Flash + Data Flash supply current on VDD_HV	V <sub>DD</sub> = 5.5 V —		8.21	mA		
I <sub>DD_HV(PLL)</sub>	СС	Т	PLL supply current on VDD_HV	V <sub>DD</sub> = 5.5 V —		30 * f <sub>periph</sub>	μA		

## Table 46. On-chip peripherals current consumption<sup>1</sup>

<sup>1</sup> Operating conditions:  $T_A = 25 \text{ °C}$ ,  $f_{periph} = 8 \text{ MHz}$  to 64 MHz <sup>2</sup>  $f_{periph}$  is an absolute value.

## 3.27.2 DSPI characteristics

No	No. Symbol		<u>د</u>	Parameter -		DSPI0/DSPI1			DSPI2			Unit
NO.			C			Min	Тур	Max	Min	Тур	Мах	Unit
1	t <sub>scк</sub>	SR	D	SCK cycle time	Master mode (MTFE = 0)	125		—	333	_	_	ns
			D		Slave mode (MTFE = 0)	125		_	333	—	_	
			D		Master mode (MTFE = 1)	83		_	125	_	_	
			D		Slave mode (MTFE = 1)	83		_	125	_		
—	f <sub>DSPI</sub>	SR	D	DSPI digital controller frequ	iency	—	—	f <sub>CPU</sub>	_	—	f <sub>CPU</sub>	MHz
_	∆t <sub>CSC</sub>	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→0	Master mode	_	_	130 <sup>2</sup>	_	_	15 <sup>3</sup>	ns
—	∆t <sub>ASC</sub>	CC	D	Internal delay between pad associated to SCK and pad associated to CSn in master mode for CSn1→1	Master mode	_	_	130 <sup>3</sup>	_	_	130 <sup>3</sup>	ns
2	t <sub>CSCext</sub> <sup>4</sup>	SR	D	CS to SCK delay	Slave mode	32	_	_	32	—	_	ns
3	t <sub>ASCext</sub> 5	SR	D	After SCK delay	Slave mode	1/f <sub>DSPI</sub> + 5	—	_	1/f <sub>DSPI</sub> + 5	—	_	ns
4	t <sub>SDC</sub>	CC	D	SCK duty cycle	Master mode	—	t <sub>SCK</sub> /2	_	_	t <sub>SCK</sub> /2	_	ns
		SR	D		Slave mode	t <sub>SCK</sub> /2	—	_	t <sub>SCK</sub> /2	—	_	
5	t <sub>A</sub>	SR	D	Slave access time	Slave mode	—	—	1/f <sub>DSPI</sub> + 70	_	—	1/f <sub>DSPI</sub> + 130	ns
6	t <sub>DI</sub>	SR	D	Slave SOUT disable time	Slave mode	7	—	_	7	—	_	ns
7	t <sub>PCSC</sub>	SR	D	PCSx to PCSS time		0	—	_	0	—	_	ns
8	t <sub>PASC</sub>	SR	D	PCSS to PCSx time		0	—	—	0	—	—	ns
9	t <sub>SUI</sub>	SR	D	Data setup time for inputs	Master mode	43	—	—	145	—	—	ns
					Slave mode	5	—	—	5	—	—	1

## Table 47. DSPI characteristics<sup>1</sup>

MPC5604B/C Microcontroller Data Sheet, Rev. 11

Package pinouts and signal descriptions

## 80



Figure 28. DSPI modified transfer format timing – master, CPHA = 0















Figure 32. DSPI PCS strobe (PCSS) timing

# 3.27.3 Nexus characteristics

No	Symbol C Parameter		C	Paramotor		Unit		
NO.			i arameter	Min	Тур	Мах	Gint	
1	t <sub>TCYC</sub>	CC	D	TCK cycle time	64	_	_	ns
2	t <sub>MCYC</sub>	CC	D	MCKO cycle time	32	_	_	ns
3	t <sub>MDOV</sub>	CC	D	MCKO low to MDO data valid	_	_	8	ns
4	t <sub>MSEOV</sub>	CC	D	MCKO low to MSEO_b data valid	—	_	8	ns
5	t <sub>EVTOV</sub>	CC	D	MCKO low to EVTO data valid	—	_	8	ns
10	t <sub>NTDIS</sub>	CC	D	TDI data setup time	15	-	_	ns
	t <sub>NTMSS</sub>	CC	D	TMS data setup time	15	-	_	ns
11	t <sub>NTDIH</sub>	CC	D	TDI data hold time	5	_	_	ns
	t <sub>NTMSH</sub>	CC	D	TMS data hold time	5		_	ns
12	t <sub>TDOV</sub>	CC	D	TCK low to TDO data valid	35			ns
13	t <sub>TDOI</sub>	CC	D	TCK low to TDO data invalid	6			ns

Table 48.	Nexus	charac	teristics
-----------	-------	--------	-----------

#### **Package characteristics**



Figure 39. 100 LQFP package mechanical drawing (2 of 3)

## 4.1.3 144 LQFP



Figure 41. 144 LQFP package mechanical drawing (1 of 2)