# E·XFL

#### NXP USA Inc. - SPC5604BF2CLL6 Datasheet



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | e200z0h  |
| Core Size                  | 32-Bit Single-Core   |
| Speed                      | 64MHz  |
| Connectivity               | CANbus, I <sup>2</sup> C, LINbus, SCI, SPI                             |
| Peripherals                | DMA, POR, PWM, WDT   |
| Number of I/O              | 79   |
| Program Memory Size        | 512KB (512K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | 64K x 8  |
| RAM Size                   | 32K x 8  |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V  |
| Data Converters            | A/D 28x10b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 100-LQFP   |
| Supplier Device Package    | 100-LQFP (14x14)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bf2cll6 |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 1 Introduction

## 1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.

## 1.2 Description

The MPC5604B/C is a family of next generation microcontrollers built on the Power Architecture<sup>®</sup> embedded category.

The MPC5604B/C family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of body electronics applications within the vehicle. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category and only implements the VLE (variable-length encoding) APU, providing improved code density. It operates at speeds of up to 64 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

## 3.5 System pins

The system pins are listed in Table 5.

|            |   |     |          | ation                                       | Pin number           |          |          |                         |
|------------|---|-----|----------|---|----------------------|----------|----------|-------------------------|
| System pin | Function  |     | Pad type | RESET configuration                         | 64 LQFP <sup>1</sup> | 100 LQFP | 144 LQFP | 208 MAPBGA <sup>2</sup> |
| RESET      | Bidirectional reset with Schmitt-Trigger characteristics and noise filter.  | I/O | М        | Input, weak<br>pull-up only<br>after PHASE2 | 9                    | 17       | 21       | J1                      |
| EXTAL      | Analog output of the oscillator amplifier circuit, when the oscillator is not in bypass mode.<br>Analog input for the clock generator when the oscillator is in bypass mode. <sup>3</sup> | I/O | х        | Tristate                                    | 27                   | 36       | 50       | N8                      |
| XTAL       | Analog input of the oscillator amplifier circuit. Needs to be grounded if oscillator is used in bypass mode. <sup>3</sup>   | I   | Х        | Tristate                                    | 25                   | 34       | 48       | P8                      |

| Table \$ | 5. Sy | stem | pin | descr | iptions |
|----------|-------|------|-----|-------|---------|
|----------|-------|------|-----|-------|---------|

<sup>1</sup> Pin numbers apply to both the MPC560xB and MPC560xC packages.

<sup>2</sup> 208 MAPBGA available only as development package for Nexus2+

<sup>3</sup> See the relevant section of the datasheet

## 3.6 Functional ports

The functional port pins are listed in Table 6.

|          |        | +                               |   |                                      |                            |          | u                   |                  | Pin nur          |          |          |                         |
|----------|--------|---------------------------------|---|--------------------------------------|----------------------------|----------|---------------------|------------------|------------------|----------|----------|-------------------------|
| Port pin | PCR    | Alternate function <sup>1</sup> | Function  | Peripheral                           | I/O direction <sup>2</sup> | Pad type | RESET configuration | MPC560xB 64 LQFP | MPC560xC 64 LQFP | 100 LQFP | 144 LQFP | 208 MAPBGA <sup>3</sup> |
| PA[0]    | PCR[0] | AF0<br>AF1<br>AF2<br>AF3<br>—   | GPIO[0]<br>E0UC[0]<br>CLKOUT<br>—<br>WKPU[19] <sup>4</sup>          | SIUL<br>eMIOS_0<br>CGL<br>—<br>WKPU  | /O<br> /O<br>              | Μ        | Tristate            | 5                | 5                | 12       | 16       | G4                      |
| PA[1]    | PCR[1] | AF0<br>AF1<br>AF2<br>AF3<br>—   | GPIO[1]<br>E0UC[1]<br>—<br>NMI <sup>5</sup><br>WKPU[2] <sup>4</sup> | SIUL<br>eMIOS_0<br>—<br>WKPU<br>WKPU | /O<br> /O<br><br> <br>     | S        | Tristate            | 4                | 4                | 7        | 11       | F3                      |

|          |         | -                                  |  |  |                               |          | uo                  |                  | Pin              | num      | ber      |                         |
|----------|---------|------------------------------------|--|--|-------------------------------|----------|---------------------|------------------|------------------|----------|----------|-------------------------|
| Port pin | PCR     | Alternate function <sup>1</sup>    | Function   | Peripheral   | I/O direction <sup>2</sup>    | Pad type | RESET configuration | MPC560xB 64 LQFP | MPC560xC 64 LQFP | 100 LQFP | 144 LQFP | 208 MAPBGA <sup>3</sup> |
| PC[2]    | PCR[34] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[34]<br>SCK_1<br>CAN4TX <sup>11</sup><br>—<br>EIRQ[5]                    | SIUL<br>DSPI_1<br>FlexCAN_4<br><br>SIUL                      | I/O<br>I/O<br>O<br>I          | Μ        | Tristate            | 50               | 50               | 78       | 117      | A11                     |
| PC[3]    | PCR[35] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>— | GPIO[35]<br>CS0_1<br>MA[0]<br>—<br>CAN1RX<br>CAN4RX <sup>11</sup><br>EIRQ[6] | SIUL<br>DSPI_1<br>ADC<br>—<br>FlexCAN_1<br>FlexCAN_4<br>SIUL | /0<br> /0<br> -<br> <br> <br> | S        | Tristate            | 49               | 49               | 77       | 116      | B11                     |
| PC[4]    | PCR[36] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[36]<br>—<br>—<br>—<br>SIN_1<br>CAN3RX <sup>11</sup>                     | SIUL<br>—<br>—<br>DSPI_1<br>FlexCAN_3                        | I/O<br>—<br>—<br>—<br>—       | Μ        | Tristate            | 62               | 62               | 92       | 131      | B7                      |
| PC[5]    | PCR[37] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[37]<br>SOUT_1<br>CAN3TX <sup>11</sup><br>—<br>EIRQ[7]                   | SIUL<br>DSPI1<br>FlexCAN_3<br><br>SIUL                       | I/O<br>O<br>O<br>I            | Μ        | Tristate            | 61               | 61               | 91       | 130      | A7                      |
| PC[6]    | PCR[38] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[38]<br>LIN1TX<br>—<br>—   | SIUL<br>LINFlex_1<br>—                                       | I/O<br>O<br>                  | S        | Tristate            | 16               | 16               | 25       | 36       | R2                      |
| PC[7]    | PCR[39] | AF0<br>AF1<br>AF2<br>AF3<br>—      | GPIO[39]<br>—<br>—<br>LIN1RX<br>WKPU[12] <sup>4</sup>                        | SIUL<br>—<br>—<br>LINFlex_1<br>WKPU                          | I/O<br>   <br>   <br>         | S        | Tristate            | 17               | 17               | 26       | 37       | P3                      |
| PC[8]    | PCR[40] | AF0<br>AF1<br>AF2<br>AF3           | GPIO[40]<br>LIN2TX<br>—<br>—   | SIUL<br>LINFlex_2<br>—                                       | I/O<br>O<br>—                 | S        | Tristate            | 63               | 63               | 99       | 143      | A1                      |

### Table 6. Functional port pin descriptions (continued)

|          |         |   |  |   |                            |          | uo                  |                  | Pin              | num      | ber      |                         |
|----------|---------|---|--|---|----------------------------|----------|---------------------|------------------|------------------|----------|----------|-------------------------|
| Port pin | PCR     | Alternate function <sup>1</sup>         | Function   | Peripheral  | I/O direction <sup>2</sup> | Pad type | RESET configuration | MPC560xB 64 LQFP | MPC560xC 64 LQFP | 100 LQFP | 144 LQFP | 208 MAPBGA <sup>3</sup> |
| PE[1]    | PCR[65] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[65]<br>E0UC[17]<br>CAN5TX <sup>11</sup><br>—  | SIUL<br>eMIOS_0<br>FlexCAN_5<br>—                           | I/O<br>I/O<br>O            | М        | Tristate            |                  |                  | 8        | 12       | F4                      |
| PE[2]    | PCR[66] | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[66]<br>E0UC[18]<br>—<br>…<br>SIN_1  | SIUL<br>eMIOS_0<br><br>DSPI_1                               | 1/0<br>1/0     -           | Μ        | Tristate            |                  |                  | 89       | 128      | D7                      |
| PE[3]    | PCR[67] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[67]<br>E0UC[19]<br>SOUT_1<br>—  | SIUL<br>eMIOS_0<br>DSPI_1<br>—                              | I/O<br>I/O<br>O            | М        | Tristate            |                  | _                | 90       | 129      | C7                      |
| PE[4]    | PCR[68] | AF0<br>AF1<br>AF2<br>AF3<br>—           | GPIO[68]<br>E0UC[20]<br>SCK_1<br>—<br>EIRQ[9]  | SIUL<br>eMIOS_0<br>DSPI_1<br>—<br>SIUL                      | /0<br> /0<br> /0<br>       | Μ        | Tristate            | _                | _                | 93       | 132      | D6                      |
| PE[5]    | PCR[69] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[69]<br>E0UC[21]<br>CS0_1<br>MA[2]   | SIUL<br>eMIOS_0<br>DSPI_1<br>ADC                            | I/O<br>I/O<br>I/O<br>O     | М        | Tristate            | _                |                  | 94       | 133      | C6                      |
| PE[6]    | PCR[70] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[70]<br>E0UC[22]<br>CS3_0<br>MA[1]   | SIUL<br>eMIOS_0<br>DSPI_0<br>ADC                            | I/O<br>I/O<br>O            | М        | Tristate            |                  |                  | 95       | 139      | B5                      |
| PE[7]    | PCR[71] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[71]<br>E0UC[23]<br>CS2_0<br>MA[0]   | SIUL<br>eMIOS_0<br>DSPI_0<br>ADC                            | I/O<br>I/O<br>O            | М        | Tristate            | —                | —                | 96       | 140      | C4                      |
| PE[8]    | PCR[72] | AF0<br>AF1<br>AF2<br>AF3                | GPIO[72]<br>CAN2TX <sup>12</sup><br>E0UC[22]<br>CAN3TX <sup>11</sup>                                   | SIUL<br>FlexCAN_2<br>eMIOS_0<br>FlexCAN_3                   | I/O<br>O<br>I/O<br>O       | Μ        | Tristate            | _                |                  | 9        | 13       | G2                      |
| PE[9]    | PCR[73] | AF0<br>AF1<br>AF2<br>AF3<br>—<br>—<br>— | GPIO[73]<br>—<br>E0UC[23]<br>—<br>WKPU[7] <sup>4</sup><br>CAN2RX <sup>12</sup><br>CAN3RX <sup>11</sup> | SIUL<br>—<br>eMIOS_0<br>—<br>WKPU<br>FlexCAN_2<br>FlexCAN_3 | 1/0<br>1/0<br>1<br>1<br>1  | S        | Tristate            |                  |                  | 10       | 14       | G1                      |

### Table 6. Functional port pin descriptions (continued)

|                     |          | -                               |   |                                  |                            |          | u                      |                  | Pin              | num      | ber      |                         |
|---------------------|----------|---------------------------------|---|----------------------------------|----------------------------|----------|------------------------|------------------|------------------|----------|----------|-------------------------|
| Port pin            | PCR      | Alternate function <sup>1</sup> | Function                                | Peripheral                       | I/O direction <sup>2</sup> | Pad type | RESET configuration    | MPC560xB 64 LQFP | MPC560xC 64 LQFP | 100 LQFP | 144 LQFP | 208 MAPBGA <sup>3</sup> |
| PH[4]               | PCR[116] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[116]<br>E1UC[6]<br>—<br>—          | SIUL<br>eMIOS_1<br>—             | I/O<br>I/O<br>             | Μ        | Tristate               |                  |                  |          | 134      | A6                      |
| PH[5]               | PCR[117] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[117]<br>E1UC[7]<br>—<br>—          | SIUL<br>eMIOS_1<br>—             | I/O<br>I/O<br>—            | S        | Tristate               |                  |                  |          | 135      | B6                      |
| PH[6]               | PCR[118] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[118]<br>E1UC[8]<br>—<br>MA[2]      | SIUL<br>eMIOS_1<br><br>ADC       | I/O<br>I/O<br>—<br>O       | М        | Tristate               |                  |                  |          | 136      | D5                      |
| PH[7]               | PCR[119] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[119]<br>E1UC[9]<br>CS3_2<br>MA[1]  | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC | I/O<br>I/O<br>O<br>O       | М        | Tristate               |                  |                  |          | 137      | C5                      |
| PH[8]               | PCR[120] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[120]<br>E1UC[10]<br>CS2_2<br>MA[0] | SIUL<br>eMIOS_1<br>DSPI_2<br>ADC | I/O<br>I/O<br>O<br>O       | М        | Tristate               | l                | _                |          | 138      | A5                      |
| PH[9] <sup>9</sup>  | PCR[121] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[121]<br>—<br>TCK<br>—              | SIUL<br>—<br>JTAGC<br>—          | I/O<br><br>                | S        | Input, weak<br>pull-up | 60               | 60               | 88       | 127      | B8                      |
| PH[10] <sup>9</sup> | PCR[122] | AF0<br>AF1<br>AF2<br>AF3        | GPIO[122]<br>—<br>TMS<br>—              | SIUL<br>—<br>JTAGC<br>—          | I/O<br>—<br>I<br>—         | S        | Input, weak<br>pull-up | 53               | 53               | 81       | 120      | B9                      |

| Table 6. F | unctional | port pin | descriptions | (continued) |
|------------|-----------|----------|--------------|-------------|
|            |           |          |              | (           |

<sup>1</sup> Alternate functions are chosen by setting the values of the PCR.PA bitfields inside the SIUL module. PCR.PA = 00 → AF0; PCR.PA = 01 → AF1; PCR.PA = 10 → AF2; PCR.PA = 11 → AF3. This is intended to select the output functions; to use one of the input functions, the PCR.IBE bit must be written to '1', regardless of the values selected in the PCR.PA bitfields. For this reason, the value corresponding to an input only function is reported as "—".

<sup>2</sup> Multiple inputs are routed to all respective modules internally. The input of some modules must be configured by setting the values of the PSMIO.PADSELx bitfields inside the SIUL module.

<sup>3</sup> 208 MAPBGA available only as development package for Nexus2+

<sup>4</sup> All WKPU pins also support external interrupt capability. See wakeup unit chapter for further details.

<sup>5</sup> NMI has higher priority than alternate function. When NMI is selected, the PCR.AF field is ignored.

<sup>6</sup> "Not applicable" because these functions are available only while the device is booting. Refer to BAM chapter of the reference manual for details.

- <sup>7</sup> Value of PCR.IBE bit must be 0
- <sup>8</sup> Be aware that this pad is used on the MPC5607B 100-pin and 144-pin to provide VDD\_HV\_ADC and VSS\_HV\_ADC1. Therefore, you should be careful in ensuring compatibility between MPC5604B/C and MPC5607B.
- <sup>9</sup> Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
   PC[0:1] are available as JTAG pins (TDI and TDO respectively).
   PH[9:10] are available as JTAG pins (TCK and TMS respectively).
- If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1-2001.
- <sup>10</sup> The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption. To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of 47–100 kΩ should be added between the TDO pin and VDD\_HV. Only in case the TDO pin is used as application pin and a pull-up cannot be used then a pull-down resistor with the same value should be used between TDO pin and GND instead.
- <sup>11</sup> Available only on MPC560xC versions, MPC5603B 64 LQFP, MPC5604B 64 LQFP and MPC5604B 208 MAPBGA devices
- <sup>12</sup> Not available on MPC5602B devices
- <sup>13</sup> Not available in 100 LQFP package
- <sup>14</sup> Available only on MPC5604B 208 MAPBGA devices
- <sup>15</sup> Not available on MPC5603B 144-pin devices

## 3.7 Nexus 2+ pins

In the 208 MAPBGA package, eight additional debug pins are available (see Table 7).

|           |                       | I/O       |          | Function  | Pin number |             |                             |  |  |  |
|-----------|-----------------------|-----------|----------|-----------|------------|-------------|-----------------------------|--|--|--|
| Debug pin | Function              | direction | Pad type | LQFP LQFF |            | 144<br>LQFP | 208 MAP<br>BGA <sup>1</sup> |  |  |  |
| МСКО      | Message clock out     | 0         | F        | —         |            | _           | T4                          |  |  |  |
| MDO0      | Message data out 0    | 0         | М        | —         |            | _           | H15                         |  |  |  |
| MDO1      | Message data out 1    | 0         | М        | —         |            | _           | H16                         |  |  |  |
| MDO2      | Message data out 2    | 0         | М        | —         |            | _           | H14                         |  |  |  |
| MDO3      | Message data out 3    | 0         | М        | —         | _          | _           | H13                         |  |  |  |
| EVTI      | Event in              | I         | М        | Pull-up   | _          | _           | K1                          |  |  |  |
| EVTO      | Event out             | 0         | М        | —         |            | _           | L4                          |  |  |  |
| MSEO      | Message start/end out | 0         | М        | _         |            | _           | G16                         |  |  |  |

Table 7. Nexus 2+ pin descriptions

208 MAPBGA available only as development package for Nexus2+

## 3.8 Electrical characteristics

## 3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

#### Package pinouts and signal descriptions

| Symbol                           |    | Parameter   | Conditions                  | Va                   | lue                  | Unit |
|----------------------------------|----|---|-----------------------------|----------------------|----------------------|------|
| Symbol                           |    | Falameter   | Conditions                  | Min                  | Max                  | Unit |
| V <sub>SS</sub>                  | SR | Digital ground on VSS_HV pins   | —                           | 0                    | 0                    | V    |
| V <sub>DD</sub> <sup>1</sup>     | SR | Voltage on VDD_HV pins with respect to  |                             | 4.5                  | 5.5                  | V    |
|                                  |    | ground (V <sub>SS</sub> )   | Voltage drop <sup>2</sup>   | 3.0                  | 5.5                  |      |
| V <sub>SS_LV</sub> <sup>3</sup>  | SR | Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (V <sub>SS</sub> ) | _                           | V <sub>SS</sub> -0.1 | V <sub>SS</sub> +0.1 | V    |
| $V_{DD_BV}^4$                    | SR | Voltage on VDD_BV pin (regulator supply)  | _                           | 4.5                  | 5.5                  | V    |
|                                  |    | with respect to ground $(V_{SS})$   | Voltage drop <sup>2</sup>   | 3.0                  | 5.5                  |      |
|                                  |    |   | Relative to V <sub>DD</sub> | V <sub>DD</sub> -0.1 | V <sub>DD</sub> +0.1 |      |
| V <sub>SS_ADC</sub>              | SR | Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V <sub>SS</sub>             | —                           | V <sub>SS</sub> -0.1 | V <sub>SS</sub> +0.1 | V    |
| V <sub>DD_ADC</sub> <sup>5</sup> | SR | Voltage on VDD_HV_ADC pin (ADC  |                             | 4.5                  | 5.5                  | V    |
|                                  |    | reference) with respect to ground $(V_{SS})$  | Voltage drop <sup>2</sup>   | 3.0                  | 5.5                  |      |
|                                  |    |   | Relative to V <sub>DD</sub> | V <sub>DD</sub> -0.1 | V <sub>DD</sub> +0.1 |      |
| V <sub>IN</sub>                  | SR | Voltage on any GPIO pin with respect to   |                             | V <sub>SS</sub> -0.1 | —                    | V    |
|                                  |    | ground (V <sub>SS</sub> )   | Relative to V <sub>DD</sub> | —                    | V <sub>DD</sub> +0.1 |      |
| I <sub>INJPAD</sub>              | SR | Injected input current on any pin during overload condition                                   | —                           | -5                   | 5                    | mA   |
| I <sub>INJSUM</sub>              | SR | Absolute sum of all injected input currents during overload condition                         | _                           | -50                  | 50                   |      |
| TV <sub>DD</sub>                 | SR | V <sub>DD</sub> slope to ensure correct power up <sup>6</sup>                                 | _                           | —                    | 0.25                 | V/µs |
| T <sub>A C-Grade Part</sub>      | SR | Ambient temperature under bias  | f <sub>CPU</sub> ≤ 64 MHz   | -40                  | 85                   | °C   |
| T <sub>J C-Grade</sub> Part      | SR | Junction temperature under bias   |                             | -40                  | 110                  |      |
| T <sub>A V-Grade Part</sub>      | SR | Ambient temperature under bias  | 1                           | -40                  | 105                  | 1    |
| T <sub>J V-Grade</sub> Part      | SR | Junction temperature under bias   | 1                           | -40                  | 130                  |      |
| T <sub>A M-Grade Part</sub>      | SR | Ambient temperature under bias  |                             | -40                  | 125                  |      |
| T <sub>J M-Grade Part</sub>      | SR | Junction temperature under bias   |                             | -40                  | 150                  |      |

Table 14. Recommended operating conditions (5.0 V)

 $^1\,$  100 nF capacitance needs to be provided between each V\_{DD}/V\_{SS} pair.

<sup>2</sup> Full device operation is guaranteed by design when the voltage drops below 4.5 V down to 3.0 V. However, certain analog electrical characteristics will not be guaranteed to stay within the stated limits.

<sup>3</sup> 330 nF capacitance needs to be provided between each  $V_{DD_LV}/V_{SS_LV}$  supply pair. <sup>4</sup> 100 nF capacitance needs to be provided between  $V_{DD_BV}$  and the nearest  $V_{SS_LV}$  (higher value may be needed depending on external regulator characteristics).

 $^5\,$  100 nF capacitance needs to be provided between V\_DD\_ADC/V\_SS\_ADC pair.

<sup>6</sup> Guaranteed by device validation

### NOTE

RAM data retention is guaranteed with  $V_{DD\ LV}$  not below 1.08 V.

## 3.15.2 I/O input DC characteristics

Table 16 provides input DC electrical characteristics as described in Figure 7.




Figure 7. I/O input DC electrical characteristics definition

| Symb             | ol | с | Parameter                                  | Condit             | ions <sup>1</sup>       |      | Value                |      | Unit |
|------------------|----|---|--|--------------------|-------------------------|------|----------------------|------|------|
|                  |    | Ŭ | i didineter                                | Contait            | 10113                   | Min  | Тур                  | Max  | onic |
| V <sub>IH</sub>  | SR | Ρ | Input high level CMOS (Schmitt<br>Trigger) | _                  | 0.65V <sub>DD</sub>     | _    | V <sub>DD</sub> +0.4 | V    |      |
| V <sub>IL</sub>  | SR | Ρ | Input low level CMOS (Schmitt<br>Trigger)  | _                  | -0.4                    | _    | 0.35V <sub>DD</sub>  |      |      |
| V <sub>HYS</sub> | СС | С | Input hysteresis CMOS (Schmitt<br>Trigger) | _                  | 0.1V <sub>DD</sub>      | _    | _                    |      |      |
| I <sub>LKG</sub> | СС | D | Digital input leakage                      | No injection       | T <sub>A</sub> = -40 °C | —    | 2                    | 200  | nA   |
|                  |    | D |  | on adjacent<br>pin | T <sub>A</sub> = 25 °C  | —    | 2                    | 200  |      |
|                  |    | D |  |                    | T <sub>A</sub> = 85 °C  | —    | 5                    | 300  |      |
|                  |    | D |  |                    | T <sub>A</sub> = 105 °C | —    | 12                   | 500  |      |
|                  |    | Ρ |  |                    | T <sub>A</sub> = 125 °C | —    | 70                   | 1000 |      |
| $W_{FI}^2$       | SR | Ρ | Wakeup input filtered pulse                | _                  | -                       | —    | _                    | 40   | ns   |
| $W_{\rm NFI}^2$  | SR | Ρ | Wakeup input not filtered pulse            | —                  | -                       | 1000 | _                    | —    | ns   |

| Table 16. I/O inpu | It DC electrical | characteristics |
|--------------------|------------------|-----------------|
|--------------------|------------------|-----------------|

 $^1~$  V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T\_A = –40 to 125 °C, unless otherwise specified

<sup>2</sup> In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

| Sym             | bol  | <u>د</u> | Parameter                                 |           | Conditions <sup>1</sup>  | \<br>\               |     | Unit               |      |
|-----------------|------|----------|---|-----------|--|----------------------|-----|--------------------|------|
| J               | 1001 | C        | Falameter                                 |           | Conditions   | Min                  | Тур | Max                | Unit |
| V <sub>OH</sub> | СС   | С        | Output high level<br>MEDIUM configuration | Push Pull | I <sub>OH</sub> = -3.8 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                             | 0.8V <sub>DD</sub>   |     |                    | V    |
|                 |      | Ρ        |   |           | $I_{OH} = -2 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$<br>(recommended) | 0.8V <sub>DD</sub>   |     | _                  |      |
|                 |      | С        |   |           | I <sub>OH</sub> = –1 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>2</sup>                  | 0.8V <sub>DD</sub>   | -   | —                  |      |
|                 |      | С        |   |           | I <sub>OH</sub> = -1 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended)              | V <sub>DD</sub> -0.8 |     | _                  |      |
|                 |      | С        |   |           | I <sub>OH</sub> = –100 μΑ,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                             | 0.8V <sub>DD</sub>   | -   | —                  |      |
| V <sub>OL</sub> | СС   | С        | Output low level<br>MEDIUM configuration  | Push Pull | I <sub>OL</sub> = 3.8 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                              | _                    |     | 0.2V <sub>DD</sub> | V    |
|                 |      | Ρ        |   |           | $I_{OL} = 2 \text{ mA},$<br>$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$<br>(recommended)  | _                    |     | 0.1V <sub>DD</sub> |      |
|                 |      | С        |   |           | I <sub>OL</sub> = 1 mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>2</sup>                   | _                    | -   | 0.1V <sub>DD</sub> |      |
|                 |      | С        |   |           | $I_{OL}$ = 1 mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended)                      | —                    |     | 0.5                |      |
|                 |      | С        |   |           | I <sub>OL</sub> = 100 μA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 0                              | —                    |     | 0.1V <sub>DD</sub> |      |

<sup>1</sup> V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified
 <sup>2</sup> The configuration PAD3V5 = 1 when V<sub>DD</sub> = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

| Svn             | Symbol | C | Parameter                               |           | Conditions <sup>1</sup>   |                      |     |     | Unit |
|-----------------|--------|---|---|-----------|---|----------------------|-----|-----|------|
| - Oyn           |        | ľ | i arameter                              |           | Conditions  | Min                  | Тур | Max |      |
| V <sub>OH</sub> | СС     |   | Output high level<br>FAST configuration | Push Pull | $I_{OH} = -14$ mA,<br>$V_{DD} = 5.0$ V ± 10%, PAD3V5V = 0<br>(recommended)              | 0.8V <sub>DD</sub>   | _   | _   | V    |
|                 |        | С |   |           | I <sub>OH</sub> = -7mA,<br>V <sub>DD</sub> = 5.0 V ± 10%, PAD3V5V = 1 <sup>2</sup>      | 0.8V <sub>DD</sub>   |     | _   |      |
|                 |        | С |   |           | I <sub>OH</sub> = -11mA,<br>V <sub>DD</sub> = 3.3 V ± 10%, PAD3V5V = 1<br>(recommended) | V <sub>DD</sub> -0.8 |     | _   |      |

#### Package pinouts and signal descriptions

| Symbo               | -  | С | Parameter                         | Condi                             | tional                      |     | Value |      | Unit |
|---------------------|----|---|-----------------------------------|-----------------------------------|-----------------------------|-----|-------|------|------|
| Symbo               | 1  | C | Parameter                         | Condi                             | uons                        | Min | Тур   | Мах  | Unit |
| IRMSMED             | CC | D | Root mean square I/O              | C <sub>L</sub> = 25 pF, 13 MHz    | $V_{DD} = 5.0 V \pm 10\%$ , | _   |       | 6.6  | mA   |
|                     |    |   | urrent for MEDIUM<br>onfiguration | C <sub>L</sub> = 25 pF, 40 MHz    | PAD3V5V = 0                 | —   | —     | 13.4 |      |
|                     |    |   | <b>J</b>                          | C <sub>L</sub> = 100 pF, 13 MHz   |                             |     | —     | 18.3 |      |
|                     |    |   |                                   | C <sub>L</sub> = 25 pF, 13 MHz    | $V_{DD} = 3.3 V \pm 10\%$ , |     |       | 5    |      |
|                     |    |   |                                   | C <sub>L</sub> = 25 pF, 40 MHz    | PAD3V5V = 1                 | -   | —     | 8.5  |      |
|                     |    |   |                                   | C <sub>L</sub> = 100 pF, 13 MHz   |                             |     |       | 11   |      |
| I <sub>RMSFST</sub> | СС | D | Root mean square I/O              | C <sub>L</sub> = 25 pF, 40 MHz    | $V_{DD} = 5.0 V \pm 10\%$   |     |       | 22   | mA   |
|                     |    |   | current for FAST<br>configuration | C <sub>L</sub> = 25 pF, 64 MHz    | PAD3V5V = 0                 |     | _     | 33   |      |
|                     |    |   | 0                                 | C <sub>L</sub> = 100 pF, 40 MHz   |                             |     |       | 56   |      |
|                     |    |   |                                   | C <sub>L</sub> = 25 pF, 40 MHz    | $V_{DD} = 3.3 V \pm 10\%$ , |     |       | 14   |      |
|                     |    |   |                                   | C <sub>L</sub> = 25 pF, 64 MHz    | PAD3V5V = 1                 |     | _     | 20   |      |
|                     |    |   |                                   | C <sub>L</sub> = 100 pF, 40 MHz   |                             |     |       | 35   |      |
| I <sub>AVGSEG</sub> | SR | D | Sum of all the static I/O         | V <sub>DD</sub> = 5.0 V ± 10%, PA | AD3V5V = 0                  | —   | —     | 70   | mA   |
|                     |    |   | current within a supply segment   | V <sub>DD</sub> = 3.3 V ± 10%, PA | AD3V5V = 1                  |     | —     | 65   |      |

 Table 23. I/O consumption (continued)

 $^{1}$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to125 °C, unless otherwise specified

 $^{2}$  Stated maximum values represent peak consumption that lasts only a few ns during I/O transition.

Table 24 provides the weight of concurrent switching I/Os.

Due to the dynamic current limitations, the sum of the weight of concurrent switching I/Os on a single segment must not exceed 100% to ensure device functionality.

| Sum         | Supply segment |                         |        | 144/100 LQFP         |         |              |         | 64 LQFP    |         |              |         |  |
|-------------|----------------|-------------------------|--------|----------------------|---------|--------------|---------|------------|---------|--------------|---------|--|
| Sup         | pry seg        | ment                    | Pad    | Weight 5 V           |         | Weight 3.3 V |         | Weight 5 V |         | Weight 3.3 V |         |  |
| 144<br>LQFP | 100<br>LQFP    | 64<br>LQFP <sup>2</sup> |        | SRC <sup>3</sup> = 0 | SRC = 1 | SRC = 0      | SRC = 1 | SRC = 0    | SRC = 1 | SRC = 0      | SRC = 1 |  |
| 4           | 4              | 3                       | PB[3]  | 10%                  |         | 12%          | —       | 10%        |         | 12%          |         |  |
|             |                |                         | PC[9]  | 10%                  |         | 12%          |         | 10%        |         | 12%          |         |  |
|             |                | _                       | PC[14] | 9%                   | _       | 11%          | —       | _          | _       | —            | _       |  |
|             |                | _                       | PC[15] | 9%                   | 13%     | 11%          | 12%     | _          | _       | —            | _       |  |
|             |                | —                       | PG[5]  | 9%                   | _       | 11%          | —       | _          | _       | —            |         |  |
|             |                | —                       | PG[4]  | 9%                   | 12%     | 10%          | 11%     | _          | _       | _            | _       |  |
|             | _              | —                       | PG[3]  | 9%                   | _       | 10%          | —       | _          | _       | —            | _       |  |

Table 24. I/O weight<sup>1</sup>

| Symbo                 | I  | С | Ratings   | Conditions   | Class         | Max value | Unit |
|-----------------------|--|---|---|--|---------------|-----------|------|
| V <sub>ESD(HBM)</sub> | СС   |   | Electrostatic discharge voltage<br>(Human Body Model) | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-002 | H1C           | 2000      | V    |
| V <sub>ESD(MM)</sub>  | СС   |   | Electrostatic discharge voltage<br>(Machine Model)    | T <sub>A</sub> = 25 °C<br>conforming to AEC-Q100-003 | M2            | 200       |      |
| V <sub>ESD(CDM)</sub> | СС   |   | Electrostatic discharge voltage                       | $T_A = 25 \degree C$                                 | C3A           | 500       |      |
|                       | (Charged Device Model) conforming to AEC-Q100- |   | conforming to AEC-Q100-011                            |  | 750 (corners) |           |      |

 Table 35. ESD absolute maximum ratings<sup>1 2</sup>

<sup>1</sup> All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

## 3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 36. Latch-up results

| Symbol |    | С | Parameter             | Conditions                                       | Class      |  |
|--------|----|---|-----------------------|--|------------|--|
| LU     | CC | Т | Static latch-up class | $T_A = 125 \ ^{\circ}C$<br>conforming to JESD 78 | II level A |  |

# 3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 14 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 37 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

#### Package pinouts and signal descriptions

- $V_{DD} = 3.3 \text{ V} \pm 10\% \text{ / } 5.0 \text{ V} \pm 10\%, \text{ } T_{A} = -40 \text{ to } 125 \text{ °C}, \text{ unless otherwise specified.}$   $T_{his} \text{ does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is }$ ON.

## 3.26 ADC electrical characteristics

## 3.26.1 Introduction

The device provides a 10-bit Successive Approximation Register (SAR) analog-to-digital converter.




Figure 19. ADC characteristic and error definitions

## 3.26.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as

## 3.26.3 ADC electrical characteristics

### Table 44. ADC input leakage current

| Sym              | Symbol |   | Parameter             | ameter Conditions       | Conditions                           |   |    | Unit |      |
|------------------|--------|---|-----------------------|-------------------------|--------------------------------------|---|----|------|------|
| Cymbol C         |        | Ŭ | Farameter             |                         |                                      |   |    | Мах  | Onit |
| I <sub>LKG</sub> | СС     | D | Input leakage current | T <sub>A</sub> = −40 °C | No current injection on adjacent pin |   | 1  | 70   | nA   |
|                  |        | D |                       | T <sub>A</sub> = 25 °C  |                                      | - | 1  | 70   |      |
|                  |        | D |                       | T <sub>A</sub> = 85 °C  |                                      |   | 3  | 100  |      |
|                  |        | D |                       | T <sub>A</sub> = 105 °C |                                      |   | 8  | 200  |      |
|                  |        | Ρ |                       | T <sub>A</sub> = 125 °C |                                      | — | 45 | 400  |      |

#### Table 45. ADC conversion characteristics

| C: una h a           |    | с | Devenuetor   | Conditions <sup>1</sup>                 |                          | Value |                          | Unit |
|----------------------|----|---|--|---|--------------------------|-------|--------------------------|------|
| Symbo                | 1  | U | Parameter  | Conditions                              | Min                      | Тур   | Мах                      | Unit |
| V <sub>SS_ADC</sub>  | SR |   | Voltage on<br>VSS_HV_ADC (ADC<br>reference) pin with<br>respect to ground<br>(V <sub>SS</sub> ) <sup>2</sup> | _                                       | -0.1                     | _     | 0.1                      | V    |
| V <sub>DD_ADC</sub>  | SR | _ | Voltage on<br>VDD_HV_ADC pin<br>(ADC reference) with<br>respect to ground<br>(V <sub>SS</sub> )              | _                                       | V <sub>DD</sub> -0.1     | _     | V <sub>DD</sub> +0.1     | V    |
| V <sub>AINx</sub>    | SR | _ | Analog input voltage <sup>3</sup>  | _                                       | V <sub>SS_ADC</sub> -0.1 |       | V <sub>DD_ADC</sub> +0.1 | V    |
| f <sub>ADC</sub>     | SR | _ | ADC analog frequency   | —                                       | 6                        |       | 32 + 4%                  | MHz  |
| $\Delta_{ADC}_{SYS}$ | SR | _ | ADC digital clock duty<br>cycle (ipg_clk)  | ADCLKSEL = 1 <sup>4</sup>               | 45                       | —     | 55                       | %    |
| I <sub>ADCPWD</sub>  | SR | — | ADC0 consumption in power down mode  | _                                       | _                        | —     | 50                       | μA   |
| IADCRUN              | SR | — | ADC0 consumption in running mode   | _                                       | _                        | —     | 4                        | mA   |
| t <sub>ADC_PU</sub>  | SR | _ | ADC power up delay   | _                                       | _                        | _     | 1.5                      | μs   |
| t <sub>s</sub>       | СС | Т | Sampling time <sup>5</sup>   | f <sub>ADC</sub> = 32 MHz, INPSAMP = 17 | 0.5                      | —     |                          | μs   |
|                      |    |   |  | f <sub>ADC</sub> = 6 MHz, INPSAMP = 255 | _                        | —     | 42                       |      |
| t <sub>c</sub>       | СС | Ρ | Conversion time <sup>6</sup>   | f <sub>ADC</sub> = 32 MHz, INPCMP = 2   | 0.625                    | —     |                          | μs   |
| C <sub>S</sub>       | СС | D | ADC input sampling capacitance   | _                                       | —                        | —     | 3                        | pF   |
| C <sub>P1</sub>      | СС | D | ADC input pin<br>capacitance 1   | _                                       | _                        | —     | 3                        | pF   |
| C <sub>P2</sub>      | СС | D | ADC input pin<br>capacitance 2   | _                                       | —                        | —     | 1                        | pF   |




Figure 32. DSPI PCS strobe (PCSS) timing

## 3.27.3 Nexus characteristics

| No. | Symbol             |      | с | Parameter                     |     | Value |     | Unit |
|-----|--------------------|------|---|-------------------------------|-----|-------|-----|------|
| NO. | Symb               | 01   |   | Falameter                     | Min | Тур   | Max | Onit |
| 1   | t <sub>TCYC</sub>  | CC   | D | TCK cycle time                | 64  | —     | —   | ns   |
| 2   | t <sub>MCYC</sub>  | CC   | D | MCKO cycle time               | 32  | —     | —   | ns   |
| 3   | t <sub>MDOV</sub>  | CC   | D | MCKO low to MDO data valid    | —   | —     | 8   | ns   |
| 4   | t <sub>MSEOV</sub> | CC   | D | MCKO low to MSEO_b data valid | —   | —     | 8   | ns   |
| 5   | t <sub>EVTOV</sub> | CC   | D | MCKO low to EVTO data valid   | —   | —     | 8   | ns   |
| 10  | t <sub>NTDIS</sub> | CC [ |   | TDI data setup time           | 15  | —     | —   | ns   |
|     | t <sub>NTMSS</sub> | CC   | D | TMS data setup time           | 15  | —     | —   | ns   |
| 11  | t <sub>NTDIH</sub> | CC   | D | TDI data hold time            | 5   | —     | —   | ns   |
|     | t <sub>NTMSH</sub> | CC   | D | TMS data hold time            | 5   | —     | —   | ns   |
| 12  | t <sub>TDOV</sub>  | CC   | D | TCK low to TDO data valid     | 35  | —     | _   | ns   |
| 13  | t <sub>TDOI</sub>  | CC   | D | TCK low to TDO data invalid   | 6   | _     | _   | ns   |

| Table 48. Nexu | is characteristics |
|----------------|--------------------|
|----------------|--------------------|

Package characteristics

## 4.1.2 100 LQFP






Figure 38. 100 LQFP package mechanical drawing (1 of 3)

Package characteristics





## 4.1.4 208 MAPBGA



#### **Document revision history**

| Revision | Date        | Description of Changes   |
|----------|-------------|--|
| 4        | 06-Aug-2009 | Updated Figure 6<br>Table 12<br>• V <sub>DD_ADC</sub> : changed min value for "relative to V <sub>DD</sub> " condition<br>• V <sub>IN</sub> : changed min value for "relative to V <sub>DD</sub> " condition<br>• I <sub>CORELV</sub> : added new row<br>Table 14<br>• Ta-C-Grade Part, TJ-C-Grade Part, TA-V-Grade Part, TJ-V-Grade Part, TA-M-Grade Part, TJ-M-Grade Part:<br>added new rows<br>• Changed capacitance value in footnote<br>Table 21<br>• MEDIUM configuration: added condition for PAD3V5V = 0<br>Updated Figure 10<br>Table 26<br>• C <sub>DEC1</sub> : changed min value<br>• I <sub>MREG</sub> : changed max value<br>• I <sub>DD_BV</sub> : added max value<br>• I <sub>DD_BV</sub> : added max value<br>• V <sub>LVDHV3L</sub> : adde max value<br>• V <sub>LVDHV3L</sub> : adde max value<br>• V <sub>LVDHV3L</sub> : adde m |

### Table 50. Revision history (continued)

## Appendix A Abbreviations

Table A-1 lists abbreviations used but not defined elsewhere in this document.

#### Table A-1. Abbreviations

| Abbreviation | Meaning                                 |
|--------------|---|
| CMOS         | Complementary metal-oxide-semiconductor |
| СРНА         | Clock phase                             |
| CPOL         | Clock polarity                          |
| CS           | Peripheral chip select                  |
| EVTO         | Event out                               |
| МСКО         | Message clock out                       |
| MDO          | Message data out                        |
| MSEO         | Message start/end out                   |
| MTFE         | Modified timing format enable           |
| SCK          | Serial communications clock             |
| SOUT         | Serial data out                         |
| TBD          | To be defined                           |
| ТСК          | Test clock input                        |
| TDI          | Test data input                         |
| TDO          | Test data output                        |
| TMS          | Test mode select                        |