E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	45
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bk0mlh6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 2. MPC560xB LQFP 64-pin configuration






Figure 3. MPC560xC LQFP 64-pin configuration



Note: Availability of port pin alternate functions depends on product selection.



		-					ų		Pin	n num	ber	
Port pin	PCR	Alternate function ¹	Function	Peripheral	I/O direction ²	Pad type	RESET configuration	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PA[10]	PCR[10]	AF0 AF1 AF2 AF3	GPIO[10] E0UC[10] SDA —	SIUL eMIOS_0 I2C_0 —	I/O I/O I/O	S	Tristate	47	47	74	107	B16
PA[11]	PCR[11]	AF0 AF1 AF2 AF3	GPIO[11] E0UC[11] SCL —	SIUL eMIOS_0 I2C_0 —	I/O I/O I/O	S	Tristate	48	48	75	108	B15
PA[12]	PCR[12]	AF0 AF1 AF2 AF3 —	GPIO[12] — — SIN_0	SIUL — — — DSPI0	I/O — — — —	S	Tristate	22	22	31	45	T7
PA[13]	PCR[13]	AF0 AF1 AF2 AF3	GPIO[13] SOUT_0 —	SIUL DSPI_0 — —	I/O O 	М	Tristate	21	21	30	44	R7
PA[14]	PCR[14]	AF0 AF1 AF2 AF3 —	GPIO[14] SCK_0 CS0_0 — EIRQ[4]	SIUL DSPI_0 DSPI_0 — SIUL	/0 /0 /0 	Μ	Tristate	19	19	28	42	P6
PA[15]	PCR[15]	AF0 AF1 AF2 AF3	GPIO[15] CS0_0 SCK_0 — WKPU[10] ⁴	SIUL DSPI_0 DSPI_0 — WKPU	/0 /0 /0 	Μ	Tristate	18	18	27	40	R6
PB[0]	PCR[16]	AF0 AF1 AF2 AF3	GPIO[16] CAN0TX — —	SIUL FlexCAN_0 	I/O O —	М	Tristate	14	14	23	31	N3
PB[1]	PCR[17]	AF0 AF1 AF2 AF3 —	GPIO[17] — — — WKPU[4] ⁴ CAN0RX	SIUL — — WKPU FlexCAN_0	I/O — — — — —	S	Tristate	15	15	24	32	N1
PB[2]	PCR[18]	AF0 AF1 AF2 AF3	GPIO[18] LIN0TX SDA —	SIUL LINFlex_0 I2C_0 —	I/O O I/O —	М	Tristate	64	64	100	144	B2

3.12 Absolute maximum ratings

Table 12. Absolute maximum ratings

Symbo	.1	Parameter	Conditions	Val	lue	Unit
Symbo	1	Falameter	Conditions	Min	Max	Unit
V _{SS}	SR	Digital ground on VSS_HV pins	_	0	0	V
V _{DD}	SR	Voltage on VDD_HV pins with respect to ground (V_{SS})	_	-0.3	6.0	V
V _{SS_LV}	SR	Voltage on VSS_LV (low voltage digital v supply) pins with respect to ground (V _{SS})		V _{SS} -0.1	V _{SS} +0.1	V
V _{DD_BV}	SR	Voltage on VDD_BV pin (regulator	—	-0.3	6.0	V
		supply) with respect to ground (V_{SS})	Relative to V _{DD}	-0.3	V _{DD} +0.3	
V _{SS_ADC}	SR	Voltage on VSS_HV_ADC (ADC reference) pin with respect to ground (V _{SS})			V _{SS} +0.1	V
V _{DD_ADC}	SR	Voltage on VDD_HV_ADC pin (ADC	_	-0.3	6.0	V
		reference) with respect to ground (V_{SS})	Relative to V _{DD}	V _{DD} -0.3	V _{DD} +0.3	
V _{IN}	SR	Voltage on any GPIO pin with respect to	_	-0.3	6.0	V
		ground (V _{SS})	Relative to V _{DD}		V _{DD} +0.3	
I _{INJPAD}	SR	Injected input current on any pin during overload condition	_	-10	10	mA
I _{INJSUM}	SR	Absolute sum of all injected input currents during overload condition			50	
I _{AVGSEG}	SR	Sum of all the static I/O current within a	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		70	mA
		supply segment	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		64	
I _{CORELV}	SR	Low voltage static current sink through VDD_BV	_		150	mA
T _{STORAGE}	SR	Storage temperature	—	-55	150	°C

NOTE

Stresses exceeding the recommended absolute maximum ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. During overload conditions ($V_{IN} > V_{DD}$ or $V_{IN} < V_{SS}$), the voltage on pins with respect to ground (V_{SS}) must not exceed the recommended values.

Sum	Symbol C Para		Parameter Conditions ¹	Conditions ¹		Unit			
Syn			Farameter		Conditions	Min	Тур	Max	Unit
V _{OL}	СС		Output low level FAST configuration	Push Pull	I_{OL} = 14mA, V_{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_		0.1V _{DD}	V
		С			I _{OL} = 7mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_	_	0.1V _{DD}	
		С			I _{OL} = 11mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	_	_	0.5	

 Table 20. FAST configuration output buffer electrical characteristics (continued)

 $\overline{}^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.15.4 Output pin transition times

e.	Symbol		Parameter		Conditions ¹		Value	e	Unit
J		C	Falameter		Conditions	Min	Тур	Мах	
t _{tr}	CC		Output transition time output	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	50	ns
		Т	pin ² SLOW configuration	C _L = 50 pF		_	—	100	
		D		C _L = 100 pF		_		125	
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	50	
		Т		C _L = 50 pF		—	—	100	
		D		C _L = 100 pF		—	—	125	
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	$V_{DD} = 5.0 \text{ V} \pm 10\%, \text{ PAD3V5V} = 0$	—	—	10	ns
		Т	pin ² MEDIUM configuration	C _L = 50 pF	SIUL.PCRx.SRC = 1	—	—	20	
		D	0	C _L = 100 pF		—	—	40	
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_		12	
		Т		C _L = 50 pF	SIUL.PCRx.SRC = 1	_	—	25	
		D		C _L = 100 pF		—	—	40	
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_		4	ns
			pin ² FAST configuration	C _L = 50 pF		_		6	
			Ŭ	$C_L = 100 \text{ pF}$	—	—	12		
				C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	4	
				C _L = 50 pF	1	—	—	7	
				C _L = 100 pF		—	—	12	

Table 21. Output pin transition times

 $\overline{}^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

Cumh	- 1	с	Deveneter	Conditions ¹		Value		11
Symbo	01	C	Parameter	Conditions	Min	Тур	Мах	Unit
V _{IL}	SR	Ρ	Input low Level CMOS (Schmitt Trigger)	_	-0.4	—	0.35V _{DD}	V
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_	0.1V _{DD}	_	-	V
V _{OL}	СС	Ρ	Output low level	Push Pull, I _{OL} = 2mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	—	_	0.1V _{DD}	V
		С		Push Pull, I_{OL} = 1mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	—	_	0.1V _{DD}	
		С		Push Pull, I_{OL} = 1mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	_	0.5	
t _{tr}	СС	D	Output transition time output pin ³	C _L = 25pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	_	10	ns
				C _L = 50pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—		20	
				C _L = 100pF, V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—		40	
				C _L = 25pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	—	12	
				C _L = 50pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	_	25	
				C _L = 100pF, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	—	_	40	
W _{FRST}	SR	Ρ	RESET input filtered pulse	_	—	_	40	ns
W _{NFRST}	SR	Ρ	RESET input not filtered pulse	_	_	-	ns	
I _{WPU}	СС	Ρ	Weak pull-up current	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	10	_	150	μA
		D	absolute value	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	10	_	150]
		Ρ		V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	10		250	

Table 25. Reset electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² This transient configuration does not occurs when device is used in the V_{DD} = $3.3 \text{ V} \pm 10\%$ range.


 3 C_L includes device and package capacitance (C_{PKG} < 5 pF).

3.17 Power management electrical characteristics

3.17.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply V_{DD_LV} from the high voltage ballast supply V_{DD_BV} . The regulator itself is supplied by the common I/O supply V_{DD} . The following supplies are involved:

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through VDD_HV power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through VDD_BV power pin. Voltage values should be aligned with V_{DD}.
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.



- LV_PLL-Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.

Figure 10. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see Section 3.13, Recommended operating conditions).

The internal voltage regulator requires a controlled slew rate of both V_{DD HV} and V_{DD BV} as described in Figure 11.

Symbol		с	Parameter	Conditions ¹			Unit		
Symbol		C	Falameter	Conditions		Min	Тур	Мах	Unit
I _{DDMAX} ²	СС	D	RUN mode maximum average current	_		_	115	140 ³	mA
I _{DDRUN} 4	СС	Т	RUN mode typical	f _{CPU} = 8 MHz		_	7	_	mA
		Т	average current ⁵	f _{CPU} = 16 MHz		—	18	_	-
		Т		f _{CPU} = 32 MHz			29		
		Ρ		f _{CPU} = 48 MHz	_	40	100		
		Ρ		f _{CPU} = 64 MHz		_	51	125	
I _{DDHALT}	СС	С	HALT mode current ⁶	Slow internal RC oscillator	T _A = 25 °C	_	8	15	mA
		Ρ		(128 kHz) running	T _A = 125 °C	_	14	25	
IDDSTOP	СС	Ρ	STOP mode current ⁷	Slow internal RC oscillator	T _A = 25 °C	_	180	700 ⁸	μA
		D		(128 kHz) running	T _A = 55 °C	_	500	_	
		D			T _A = 85 °C	_	1	6 ⁸	mA
		D			T _A = 105 °C	_	2	9 ⁸	
		Ρ			T _A = 125 °C	-	4.5	12 ⁸	
I _{DDSTDBY2}	СС	Ρ		Slow internal RC oscillator	T _A = 25 °C	_	30	100	μA
		D	current ⁹	(128 kHz) running	T _A = 55 °C	-	75		
		D			T _A = 85 °C	-	180	700	
		D			T _A = 105 °C	-	315	1000	
		Ρ			T _A = 125 °C	-	560	1700	
I _{DDSTDBY1}	СС	Т		Slow internal RC oscillator	T _A = 25 °C	-	20	60	μA
		D	current ¹⁰	(128 kHz) running	T _A = 55 °C	-	45		
		D			T _A = 85 °C	_	100	350	
		D			T _A = 105 °C	_	165	500	
		D			T _A = 125 °C		280	900	

Table 28. Power consumption on VDD_BV and VDD_HV
--

 $\frac{1}{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² I_{DDMAX} is drawn only from the V_{DD_BV} pin. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

³ Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on Table 26.

- ⁴ I_{DDRUN} is drawn only from the V_{DD_BV} pin. RUN current measured with typical application with accesses on both flash and RAM.
- ⁵ Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.

- ⁶ Data Flash Power Down. Code Flash in Low Power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clock gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 clock gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON. PIT ON. STM ON. ADC ON but not conversion except 2 analog watchdog.
- ⁷ Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- ⁸ When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- ⁹ Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- ¹⁰ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

3.19 Flash memory electrical characteristics

3.19.1 **Program/Erase characteristics**

Table 29 shows the program and erase characteristics.

Table 29. Program and erase specifications

					Value					
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit		
T _{dwprogram}	СС	С	Double word (64 bits) program time ⁴	_	22	50	500	μs		
T _{16Kpperase}			16 KB block preprogram and erase time		300	500	5000	ms		
T _{32Kpperase}			32 KB block preprogram and erase time		400	600	5000	ms		
T _{128Kpperase}			128 KB block preprogram and erase time	_	800	1300	7500	ms		
T _{esus}	СС	D	Erase suspend latency	_	—	30	30	μs		

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

3.26 ADC electrical characteristics

3.26.1 Introduction

The device provides a 10-bit Successive Approximation Register (SAR) analog-to-digital converter.




Figure 19. ADC characteristic and error definitions

3.26.2 Input impedance and ADC accuracy

In the following analysis, the input circuit corresponding to the precise channels is considered.

To preserve the accuracy of the A/D converter, it is necessary that analog input pins have low AC impedance. Placing a capacitor with good high frequency characteristics at the input pin of the device can be effective: the capacitor should be as large as




Figure 21. Input equivalent circuit (extended channels)

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances C_F , C_{P1} and C_{P2} are initially charged at the source voltage V_A (refer to the equivalent circuit in Figure 20): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch close).




Figure 22. Transient behavior during sampling phase

In particular two different transient periods can be distinguished:

Table 47. DSPI characteristics¹ (continued)

No.	Symbo	Symbol C		ol C Parameter		D	SPI0/DS	PI1	DSPI2			
NO.	Symbo	01				Min	Тур	Max	Min	Тур	Мах	Unit
10	t _{HI}	SR	D	Data hold time for inputs	Master mode	0	—	_	0	—	—	ns
					Slave mode	2 ⁶	—	_	2 ⁶	—	_	
11	t _{SUO} 7	СС	D	Data valid after SCK edge	Master mode	_	—	32	_	—	50	ns
					Slave mode	_	_	52	_	—	160	1
12	t _{HO} 7	СС	D	Data hold time for outputs	Master mode	0	—	_	0	_	_	ns
					Slave mode	8	—	_	13		_	1

Operating conditions: C_L = 10 to 50 pF, Slew_{IN} = 3.5 to 15 ns.

² Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.


³ Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.

⁴ The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{CSC} to ensure positive t_{CSCext}.


⁵ The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{ASC} to ensure positive t_{ASCext}.

⁶ This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of the DSPI_MCR.

⁷ SCK and SOUT configured as MEDIUM pad









4.1.1 64 LQFP





Figure 35. 64 LQFP package mechanical drawing (1 of 3)

Package characteristics








Figure 44. 208 MAPBGA package mechanical drawing (2 of 2)

Document revision history

Revision	Date	Description of Changes
4	06-Aug-2009	Updated Figure 6 Table 12 • V _{DD_ADC} : changed min value for "relative to V _{DD} " condition • V _{IN} : changed min value for "relative to V _{DD} " condition • I _{CORELV} : added new row Table 14 • Ta-C-Grade Part, TJ-C-Grade Part, TA-V-Grade Part, TJ-V-Grade Part, TA-M-Grade Part, TJ-M-Grade Part: added new rows • Changed capacitance value in footnote Table 21 • MEDIUM configuration: added condition for PAD3V5V = 0 Updated Figure 10 Table 26 • C _{DEC1} : changed min value • I _{MREG} : changed max value • I _{DD_BV} : added max value • I _{DD_BV} : added max value • V _{LVDHV3L} : adde max value • V _{LVDHV3L} : adde max value • V _{LVDHV3L} : adde m

Table 50. Revision history (continued)

Document revision history

Table 50	. Revision	history	(continued)
----------	------------	---------	-------------

Revision	Date	Description of Changes
7	05-Jul-2010	Added 64 LQFP package information Updated the "Features" section. Figures "LQFP 100-pin configuration" and "LQFP 100-pin configuration": removed alternate function information Added "Functional port pin descriptions" table Added eDMA block in the "MPC5604B/C series block diagram" figure Deleted the "NVUSRO[WATCHDOG_EN] field description" section In the "Recommended operating conditions (3.3 V)" and "Recommended operating conditions (5.0 V)" tables, deleted the conditions of T _{A C-Grade Part} , T _{A V-Grade Part} , T _A M-Grade Part In the "LQFP thermal characteristics" table, rounded the values. In the "I/Q FP thermal characteristics" section, replaced "nRSTIN" with "RESET". In the "I/Q input DC electrical characteristics" table: • W_{FI} : inserted a footnote In the "Low voltage monitor electrical characteristics" table: • changed min value $V_{LVDHV3L}$, from 2.7 to 2.6 • Inserted max value of $V_{LVDLVCORL}$ In the "FMPLL electrical characteristics" table, rounded the values of f_{VCO} . In the "Deleteristics" table: • Added Δ_{ASC} row • Update values of t_A In the "ADC conversion characteristics" table, added "I _{ADCRUN} " rows Removed "Orderable part number summary" table.
8	25-Nov-2010	 Editorial changes and improvements. In the "MPC5604B/C device comparison" table, changed the temperature value from 105 to 125 °C, in the footnote regarding "Execution speed". In the "Recommended operating conditions (3.3 V)" and "Recommended operating conditions (5.0 V)" tables, restored the conditions of T_{A C-Grade Part}, T_{A V-Grade Part}, T_A M-Grade Part In the "LQFP thermal characteristics" table, added values concerning 64 LQFP package. In the "MEDIUM configuration output buffer electrical characteristics" table: fixed a typo in last row of conditions column, there was I_{OH} that now is I_{OL}. In the "Reset electrical characteristics" table, changed the parameter classification tag for V_{OL} and I_{WPU} . In the "Low voltage monitor electrical characteristics" table, changed the max value of V_{LVDLVCORL} from 1.5V to 1.15V. In the "FMPLL electrical characteristics" table, changed the parameter classification tag for f_{VCO}.

Revision	Date	Description of Changes
10	15 Oct 2012	 Table 1 (MPC5604B/C device comparison), added footnote for MPC5603BxLH and MPC5604BxLH about FlexCAN availability. Table 3 (MPC5604B/C series block summary), replaced "System watchdog timer" with "Software watchdog timer" and specified AUTOSAR (Automotive Open System Architecture) Table 6 (Functional port pin descriptions): replaced footnote "Available only on MPC560xC versions and MPC5604B 208 MAPBGA devices" with "Available only on MPC560xC versions, MPC5604B 208 MAPBGA devices", replaced VDD with VDD_HV Figure 10 (Voltage regulator capacitance connection), updated pin name apperence Renamed Figure 11 (V_{DD_HV} and V_{DD_BV} maximum slope) (was "VDD and VDD_BV maximum slope") Renamed Figure 12 (V_{DD_HV} and V_{DD_BV} supply constraints during STANDBY mode exit) (was "VDD and VDD_BV supply constraints during STANDBY mode exit) Table 13 (Recommended operating conditions (3.3 V)), added minimum value of T_{VDD} and footnote about it. Table 14 (Recommended operating conditions (5.0 V)), added minimum value of T_{VDD} and footnote about it. Section 3.17.1, "Voltage regulator electrical characteristics: replaced "slew rate of V_{DD}/V_{DD_BV}" with "slew rate of both V_{DD_HV} and V_{DD_BV}" replaced "When STANDBY mode is used, further constraints apply to the V_{DD}/V_{DD_BV} in order to guarantee correct regulator functionality during STANDBY exit." with "When STANDBY mode is used, further constraints apply to the V_{DD_HV} and V_{DD_BV} in order to guarantee correct regulator function during STANDBY exit." Table 28 (Power consumption on VDD_BV and VDD_HV), updated footnotes of I_{DDMAX} and I_{DDRUN} stating that both currents are drawn only from the V_{DD_BV} pin. Table 24 (Con-chip peripherals current consumption), in the paremeter column replaced V_{DD_BV} and V_{DD_HV} respectively with VDD_BV and VDD_HV. Table 46 (On-chip peripherals current consumption), in the paremeter column replaced V_{DD_BV} and V_{DD_HV} respecti
11	14 Nov 2012	In the cover feature list: added "and ECC" at the end of "Up to 512 KB on-chip code flash supported with the flash controller" added "with ECC" at the end of "Up to 48 KB on-chip SRAM" Table 13 (Recommended operating conditions (3.3 V)), removed minimum value of T_{VDD} and relative footnote. Table 14 (Recommended operating conditions (5.0 V)), removed minimum value of T_{VDD} and relative footnote.

Appendix A Abbreviations

Table A-1 lists abbreviations used but not defined elsewhere in this document.

Table A-1. Abbreviations

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select