NXP USA Inc. - SPC5604BK0MLH6R Datasheet





Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	45
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bk0mlh6r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- ⁶ CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
- ⁷ CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
- ⁸ I/O count based on multiplexing with peripherals
- ⁹ All LQFP64information is indicative and must be confirmed during silicon validation.
- ¹⁰ LBGA208 available only as development package for Nexus2+

3.3 Voltage supply pins

Voltage supply pins are used to provide power to the device. Three dedicated VDD_LV/VSS_LV supply pairs are used for 1.2 V regulator stabilization.

		Pin number					
Port pin	Function	64 LQFP ¹	100 LQFP	144 LQFP	208 MAPBGA ²		
VDD_HV	Digital supply voltage	7, 28, 56	15, 37, 70, 84	19, 51, 100, 123	C2, D9, E16, G13, H3, N9, R5		
VSS_HV	Digital ground	6, 8, 26, 55	14, 16, 35, 69, 83	18, 20, 49, 99, 122	G7, G8, G9, G10, H1, H7, H8, H9, H10, J7, J8, J9, J10, K7, K8, K9, K10		
VDD_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V_{SS_LV} pin. ³	11, 23, 57	19, 32, 85	23, 46, 124	D8, K4, P7		
VSS_LV	1.2V decoupling pins. Decoupling capacitor must be connected between these pins and the nearest V _{DD_LV} pin. ³	10, 24, 58	18, 33, 86	22, 47, 125	C8, J2, N7		
VDD_BV	Internal regulator supply voltage	12	20	24	K3		
VSS_HV_ADC	Reference ground and analog ground for the ADC	33	51	73	R15		
VDD_HV_ADC	Reference voltage and analog supply for the ADC	34	52	74	P14		

Table 4. Voltage supply pin descriptions

¹ Pin numbers apply to both the MPC560xB and MPC560xC packages.

² 208 MAPBGA available only as development package for Nexus2+

³ A decoupling capacitor must be placed between each of the three VDD_LV/VSS_LV supply pairs to ensure stable voltage (see the recommended operating conditions in the device datasheet for details).

3.4 Pad types

In the device the following types of pads are available for system pins and functional port pins:

 $S = Slow^1$

 $M = Medium^{1 2}$

$$F = Fast^{1/2}$$

I = Input only with analog feature¹

J = Input/Output ('S' pad) with analog feature

X = Oscillator

^{1.} See the I/O pad electrical characteristics in the device datasheet for details.

^{2.} All medium and fast pads are in slow configuration by default at reset and can be configured as fast or medium (see PCR.SRC in section Pad Configuration Registers (PCR0–PCR122) in the device reference manual).

- ⁷ Value of PCR.IBE bit must be 0
- ⁸ Be aware that this pad is used on the MPC5607B 100-pin and 144-pin to provide VDD_HV_ADC and VSS_HV_ADC1. Therefore, you should be careful in ensuring compatibility between MPC5604B/C and MPC5607B.
- ⁹ Out of reset all the functional pins except PC[0:1] and PH[9:10] are available to the user as GPIO.
 PC[0:1] are available as JTAG pins (TDI and TDO respectively).
 PH[9:10] are available as JTAG pins (TCK and TMS respectively).
- If the user configures these JTAG pins in GPIO mode the device is no longer compliant with IEEE 1149.1-2001.
- ¹⁰ The TDO pad has been moved into the STANDBY domain in order to allow low-power debug handshaking in STANDBY mode. However, no pull-resistor is active on the TDO pad while in STANDBY mode. At this time the pad is configured as an input. When no debugger is connected the TDO pad is floating causing additional current consumption. To avoid the extra consumption TDO must be connected. An external pull-up resistor in the range of 47–100 kΩ should be added between the TDO pin and VDD_HV. Only in case the TDO pin is used as application pin and a pull-up cannot be used then a pull-down resistor with the same value should be used between TDO pin and GND instead.
- ¹¹ Available only on MPC560xC versions, MPC5603B 64 LQFP, MPC5604B 64 LQFP and MPC5604B 208 MAPBGA devices
- ¹² Not available on MPC5602B devices
- ¹³ Not available in 100 LQFP package
- ¹⁴ Available only on MPC5604B 208 MAPBGA devices
- ¹⁵ Not available on MPC5603B 144-pin devices

3.7 Nexus 2+ pins

In the 208 MAPBGA package, eight additional debug pins are available (see Table 7).

		I/O		Function	Pin number			
Debug pin	Function	direction	Pad type	after reset	100 LQFP	144 LQFP	208 MAP BGA ¹	
МСКО	Message clock out	0	F	—		_	T4	
MDO0	Message data out 0	0	М	—		_	H15	
MDO1	Message data out 1	0	М	—		_	H16	
MDO2	Message data out 2	0	М	—		_	H14	
MDO3	Message data out 3	0	М	—	_	_	H13	
EVTI	Event in	I	М	Pull-up	_	_	K1	
EVTO	Event out	0	М	—		_	L4	
MSEO	Message start/end out	0	М	_		_	G16	

Table 7. Nexus 2+ pin descriptions

208 MAPBGA available only as development package for Nexus2+

3.8 Electrical characteristics

3.9 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level (V_{DD} or V_{SS}). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

3.10 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in Table 8 are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
Т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 8. Parameter classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.11 NVUSRO register

Bit values in the Non-Volatile User Options (NVUSRO) Register control portions of the device configuration, namely electrical parameters such as high voltage supply and oscillator margin, as well as digital functionality (watchdog enable/disable after reset).

For a detailed description of the NVUSRO register, please refer to the device reference manual.

3.11.1 NVUSRO[PAD3V5V] field description

The DC electrical characteristics are dependent on the PAD3V5V bit value. Table 9 shows how NVUSRO[PAD3V5V] controls the device configuration.

Value ¹	Description			
0	High voltage supply is 5.0 V			
1	High voltage supply is 3.3 V			

Table 9. PAD3V5V field description

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

3.11.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. Table 10 shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 10. OSCILLATOR_MARGIN field description

Value ¹	Description			
0 Low consumption configuration (4 MHz/8 MHz)				
1	High margin configuration (4 MHz/16 MHz)			

Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

3.11.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. Table 11 shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 11. WATCHDOG_EN field description

Value ¹	Description				
0	Disable after reset				
1	Enable after reset				

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

- $^2~V_{DD}$ = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C
- ³ Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
- ⁴ Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package.
- ⁵ Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

3.14.2 Power considerations

The average chip-junction temperature, T_J, in degrees Celsius, may be calculated using Equation 1:

$$T_{J} = T_{A} + (P_{D} \times R_{\theta JA})$$
 Eqn. 1

Where:

 T_A is the ambient temperature in °C.

 $R_{\theta JA}$ is the package junction-to-ambient thermal resistance, in °C/W.

 P_D is the sum of P_{INT} and $P_{I/O} (P_D = P_{INT} + P_{I/O})$.

 $P_{\rm INT}$ is the product of $I_{\rm DD}$ and $V_{\rm DD}$, expressed in watts. This is the chip internal power.

P_{I/O} represents the power dissipation on input and output pins; user determined.

Most of the time for the applications, $P_{I/O} < P_{INT}$ and may be neglected. On the other hand, $P_{I/O}$ may be significant, if the device is configured to continuously drive external modules and/or memories.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is given by:

Therefore, solving equations 1 and 2:

$$K = P_D x (T_A + 273 °C) + R_{\theta JA} x P_D^2$$
 Eqn. 3

Where:

K is a constant for the particular part, which may be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_{A} . Using this value of K, the values of P_D and T_J may be obtained by solving equations 1 and 2 iteratively for any value of T_A .

3.15 I/O pad electrical characteristics

3.15.1 I/O pad types

The device provides four main I/O pad types depending on the associated alternate functions:

- Slow pads—These pads are the most common pads, providing a good compromise between transition time and low
 electromagnetic emission.
- Medium pads—These pads provide transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission.
- · Fast pads—These pads provide maximum speed. There are used for improved Nexus debugging capability.
- Input only pads—These pads are associated to ADC channels and the external 32 kHz crystal oscillator (SXOSC) providing low input leakage.

Medium and Fast pads can use slow configuration to reduce electromagnetic emission, at the cost of reducing AC performance.

3.15.2 I/O input DC characteristics

Table 16 provides input DC electrical characteristics as described in Figure 7.




Figure 7. I/O input DC electrical characteristics definition

Symt	Symbol		Parameter	Condit		Unit			
		С	i didineter	Contantonio		Min	Тур	Max	onic
V _{IH}	SR	Ρ	Input high level CMOS (Schmitt Trigger)	—		0.65V _{DD}	_	V _{DD} +0.4	V
V _{IL}	SR	Ρ	Input low level CMOS (Schmitt Trigger)	—		-0.4	_	0.35V _{DD}	
V _{HYS}	СС	С	Input hysteresis CMOS (Schmitt Trigger)	_		0.1V _{DD}	_	_	
I _{LKG}	СС	D	Digital input leakage	No injection	T _A = -40 °C	—	2	200	nA
		D		on adjacent pin	T _A = 25 °C	—	2	200	
		D			T _A = 85 °C	—	5	300	
		D			T _A = 105 °C	—	12	500	
		Ρ			T _A = 125 °C	—	70	1000	
W_{FI}^2	SR	Ρ	Wakeup input filtered pulse	_	-	—	_	40	ns
$W_{\rm NFI}^2$	SR	Ρ	Wakeup input not filtered pulse	—	-	1000	_	—	ns

Table 16. I/O inpu	at DC electrical	characteristics
--------------------	------------------	-----------------

 $^1~$ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

² In the range from 40 to 1000 ns, pulses can be filtered or not filtered, according to operating temperature and voltage.

 $^2~$ CL includes device and package capacitances (C_{PKG} < 5 pF).

3.15.5 I/O pad current specification

The I/O pads are distributed across the I/O supply segment. Each I/O supply segment is associated to a V_{DD}/V_{SS} supply pair as described in Table 22.

Package	Supply segment								
T ackage	1	2	3	4	5	6			
208 MAPBGA ¹	Equivale	ent to 144 LQFP	МСКО	MDOn/MSEO					
144 LQFP	pin20–pin49	pin51–pin99	pin100-pin122	pin 123-pin19	_	—			
100 LQFP	pin16–pin35	pin37–pin69	pin70–pin83	pin 84–pin15	_	—			
64 LQFP	pin8–pin26	pin28–pin55	pin56–pin7	_	_	—			

Table 22. I/O supply segment

¹ 208 MAPBGA available only as development package for Nexus2+

Table 23 provides I/O consumption figures.

In order to ensure device reliability, the average current of the I/O on a single segment should remain below the I_{AVGSEG} maximum value.

Symbol		C Parameter		Condi	Conditions ¹		Value		
Symbo	1	U	Farameter			Min	Тур	Мах	Unit
I _{SWTSLW} ,2	СС	D	Dynamic I/O current for SLOW configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0			20	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	_	16	
I _{SWTMED} ²	СС	D	Dynamic I/O current for MEDIUM configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	29	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	17	
I _{SWTFST} ²	СС	D	Dynamic I/O current for FAST configuration	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0		—	110	mA
					V _{DD} = 3.3 V ± 10%, PAD3V5V = 1		—	50	
I _{RMSSLW}	СС	D	Root mean square I/O	C _L = 25 pF, 2 MHz	$V_{DD} = 5.0 V \pm 10\%$,	_		2.3	mA
			current for SLOW configuration	C _L = 25 pF, 4 MHz	PAD3V5V = 0	_	—	3.2	
			-	C _L = 100 pF, 2 MHz		_	_	6.6	
				C _L = 25 pF, 2 MHz	$V_{DD} = 3.3 V \pm 10\%$,		—	1.6	
				C _L = 25 pF, 4 MHz	PAD3V5V = 1	_		2.3	
				C _L = 100 pF, 2 MHz		_		4.7	

Table 23. I/O consumption






Table 26.	Voltage regul	lator electrica	l characteristics

Symbol	bol C Paran		Parameter	rameter Conditions ¹	Value			Unit
Symbol		C	Faiametei	Conditions	Min	Тур	Max	0.110
C _{REGn}	SR		Internal voltage regulator external capacitance	—	200	_	500	nF
R _{REG}	SR		Stability capacitor equivalent serial resistance	Range: 10 kHz to 20 MHz	_		0.2	Ω
C _{DEC1}	SR		Decoupling capacitance ² ballast	V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 4.5 V to 5.5 V	100 ³	470 ⁴		nF
				V _{DD_BV} /V _{SS_LV} pair: V _{DD_BV} = 3 V to 3.6 V	400			
C _{DEC2}	SR		Decoupling capacitance regulator supply	V _{DD} /V _{SS} pair	10	100	_	nF
$\frac{\mathrm{d}}{\mathrm{d}t}VDD$	SR	—	Maximum slope on V _{DD}			_	250	mV/µs
$ \Delta_{VDD(STDBY)} $	SR		Maximum instant variation on V _{DD} during standby exit				30	mV

Symbol	ymbol		Parameter	Conditions ¹		Value			Unit
Symbol		С	Falameter	Conditions		Min	Тур	Мах	Unit
I _{DDMAX} 2	СС	D	RUN mode maximum average current	_		_	115	140 ³	mA
I _{DDRUN} 4	СС	Т	RUN mode typical	f _{CPU} = 8 MHz		_	7	_	mA
		Т	average current ⁵	f _{CPU} = 16 MHz		—	18	_	-
		Т		f _{CPU} = 32 MHz			29		
		Ρ		f _{CPU} = 48 MHz		_	40	100	
		Ρ		f _{CPU} = 64 MHz		_	51	125	
I _{DDHALT}	СС	С	HALT mode current ⁶	Slow internal RC oscillator	T _A = 25 °C	_	8	15	mA
		Ρ		(128 kHz) running		_	14	25	
IDDSTOP	СС	Ρ	STOP mode current ⁷	Slow internal RC oscillator	T _A = 25 °C	_	180	700 ⁸	μA
		D		(128 kHz) running	T _A = 55 °C	_	500	_	
		D		T _A = 85 °C	_	1	6 ⁸	mA	
		D			T _A = 105 °C	_	2	9 ⁸	
		Ρ			T _A = 125 °C	-	4.5	12 ⁸	
I _{DDSTDBY2}	СС	Ρ		Slow internal RC oscillator	T _A = 25 °C	_	30	100	μA
		D	current ⁹	(128 kHz) running	T _A = 55 °C	-	75		
		D			T _A = 85 °C	-	180	700	
		D			T _A = 105 °C	_	315	1000	
		Ρ			T _A = 125 °C	-	560	1700	
I _{DDSTDBY1}	СС	Т		Slow internal RC oscillator	T _A = 25 °C	-	20	60	μA
		D	current ¹⁰	(128 kHz) running	T _A = 55 °C	-	45		
		D			T _A = 85 °C	_	100	350	
		D			T _A = 105 °C	_	165	500	
		D			T _A = 125 °C		280	900	

Table 28. Power consumption on VDD_BV and VDD_HV
--

 $\frac{1}{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² I_{DDMAX} is drawn only from the V_{DD_BV} pin. Running consumption does not include I/Os toggling which is highly dependent on the application. The given value is thought to be a worst case value with all peripherals running, and code fetched from code flash while modify operation ongoing on data flash. Notice that this value can be significantly reduced by application: switch off not used peripherals (default), reduce peripheral frequency through internal prescaler, fetch from RAM most used functions, use low power mode when possible.

³ Higher current may be sinked by device during power-up and standby exit. Please refer to in rush current on Table 26.

- ⁴ I_{DDRUN} is drawn only from the V_{DD_BV} pin. RUN current measured with typical application with accesses on both flash and RAM.
- ⁵ Only for the "P" classification: Data and Code Flash in Normal Power. Code fetched from RAM: Serial IPs CAN and LIN in loop back mode, DSPI as Master, PLL as system Clock (4 x Multiplier) peripherals on (eMIOS/CTU/ADC) and running at max frequency, periodic SW/WDG timer reset enabled.

- ⁶ Data Flash Power Down. Code Flash in Low Power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clock gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 clock gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON. PIT ON. STM ON. ADC ON but not conversion except 2 analog watchdog.
- ⁷ Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- ⁸ When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- ⁹ Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- ¹⁰ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

3.19 Flash memory electrical characteristics

3.19.1 **Program/Erase characteristics**

Table 29 shows the program and erase characteristics.

Table 29. Program and erase specifications

Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit
T _{dwprogram}	СС	С	Double word (64 bits) program time ⁴	_	22	50	500	μs
T _{16Kpperase}			16 KB block preprogram and erase time		300	500	5000	ms
T _{32Kpperase}			32 KB block preprogram and erase time		400	600	5000	ms
T _{128Kpperase}			128 KB block preprogram and erase time	_	800	1300	7500	ms
T _{esus}	СС	D	Erase suspend latency	_	—	30	30	μs

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

Symbo	I	С	Ratings	Ratings Conditions		Max value	Unit
V _{ESD(HBM)}	СС		Electrostatic discharge voltage (Human Body Model)	T _A = 25 °C conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	СС		Electrostatic discharge voltage (Machine Model)	T _A = 25 °C conforming to AEC-Q100-003	M2 200		
V _{ESD(CDM)}	СС		Electrostatic discharge voltage	$T_A = 25 \degree C$	C3A	500	
			(Charged Device Model)	conforming to AEC-Q100-011		750 (corners)	

 Table 35. ESD absolute maximum ratings^{1 2}

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.


Table 36. Latch-up results

Symbol		С	Parameter	Conditions	Class
LU	CC	Т	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A

3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 14 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 37 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.






Figure 17. Equivalent circuit of a quartz crystal

Table 39. Crystal motional characteristics¹

Symbol	Parameter	Conditions		Unit		
Gymbol	i arameter	Conditions	Min	Тур	Max	Unit
L _m	Motional inductance	—	_	11.796	—	KH
C _m	Motional capacitance	_		2		fF
C1/C2	Load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground ²	_	18	—	28	pF
R _m ³	Motional resistance	AC coupled @ C0 = 2.85 pF^4		—	65	kΩ
		AC coupled @ C0 = 4.9 pF^4	_	—	50	
		AC coupled @ C0 = 7.0 pF^4		—	35	
		AC coupled @ C0 = 9.0 pF^4		—	30	

¹ Crystal used: Epson Toyocom MC306

Symbo		с	Parameter	Cor	Conditions ¹			Value			
Cymbo		Ŭ	r drumeter	Conditions		Min	Тур	Max	Unit		
I _{FIRCSTOP}	СС		Fast internal RC oscillator high	T _A = 25 °C	sysclk = off	_	500		μA		
			frequency and system clock current in stop mode		sysclk = 2 MHz	—	600				
					sysclk = 4 MHz	—	700				
					sysclk = 8 MHz	—	900				
					sysclk = 16 MHz	—	1250	_			
t _{FIRCSU}	СС		Fast internal RC oscillator start-up time	V _{DD} = 5.0 V	± 10%		1.1	2.0	μs		
$\Delta_{FIRCPRE}$	СС	Т	Fast internal RC oscillator precision after software trimming of f _{FIRC}	T _A = 25 °C		-1		+1	%		
	СС	Т	Fast internal RC oscillator trimming step	T _A = 25 °C			1.6		%		
∆ _{FIRCVAR}	CC	Ρ	Fast internal RC oscillator variation in overtemperature and supply with respect to f_{FIRC} at $T_A = 25$ °C in high-frequency configuration		_	-5		+5	%		

 Table 42. Fast internal RC oscillator (16 MHz) electrical characteristics (continued)

 $\overline{^{1}}$ V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = -40 to 125 °C, unless otherwise specified.

² This does not include consumption linked to clock tree toggling and peripherals consumption when RC oscillator is ON.

3.25 Slow internal RC oscillator (128 kHz) electrical characteristics

The device provides a 128 kHz slow internal RC oscillator. This can be used as the reference clock for the RTC module.

Table 43. Slow internal RC oscillator (128 kHz) electrical characteristics

Symbol		с	Parameter	Conditions ¹		Value		Unit
Cymbol		Ŭ						onic
f _{SIRC}	СС	Ρ	Slow internal RC oscillator low	T _A = 25 °C, trimmed		128	_	kHz
	SR		frequency	_	100	_	150	
I _{SIRC} ^{2,}	СС	С	Slow internal RC oscillator low frequency current	T _A = 25 °C, trimmed	I	_	5	μA
t _{SIRCSU}	СС	Ρ	Slow internal RC oscillator start-up time	$T_A = 25 \text{ °C}, V_{DD} = 5.0 \text{ V} \pm 10\%$	_	8	12	μs
	СС	С	Slow internal RC oscillator precision after software trimming of f _{SIRC}	T _A = 25 °C	-2	—	+2	%
	СС	С	Slow internal RC oscillator trimming step	_	_	2.7	-	
^A sircvar	СС	С	Slow internal RC oscillator variation in temperature and supply with respect to f_{SIRC} at $T_A = 55$ °C in high frequency configuration	High frequency configuration	-10		+10	%




Figure 33. Nexus TDI, TMS, TDO timing

3.27.4 JTAG characteristics

Table 49. JTAG characteristics

No.	Symbol		С	Parameter			Unit				
NO.	Synt	Gymbol				Farameter	Min	Тур	Мах		
1	t _{JCYC}	CC	D	TCK cycle time	64	_	_	ns			
2	t _{TDIS}	СС	D	TDI setup time	15	_	—	ns			
3	t _{TDIH}	CC	D	TDI hold time	5	_	—	ns			
4	t _{TMSS}	СС	D	TMS setup time	15	_	—	ns			
5	t _{TMSH}	СС	D	TMS hold time	5	_	—	ns			
6	t _{TDOV}	СС	D	TCK low to TDO valid	—	_	33	ns			
7	t _{TDOI}	CC	D	TCK low to TDO invalid	6	—	—	ns			

Package characteristics

4.1.2 100 LQFP




Figure 38. 100 LQFP package mechanical drawing (1 of 3)

4.1.3 144 LQFP




Figure 41. 144 LQFP package mechanical drawing (1 of 2)

Document revision history

Revision	Date	Description of Changes
4	06-Aug-2009	Updated Figure 6 Table 12 • V _{DD_ADC} : changed min value for "relative to V _{DD} " condition • V _{IN} : changed min value for "relative to V _{DD} " condition • I _{CORELV} : added new row Table 14 • Ta-C-Grade Part, TJ-C-Grade Part, TA-V-Grade Part, TJ-V-Grade Part, TA-M-Grade Part, TJ-M-Grade Part: added new rows • Changed capacitance value in footnote Table 21 • MEDIUM configuration: added condition for PAD3V5V = 0 Updated Figure 10 Table 26 • C _{DEC1} : changed min value • I _{MREG} : changed max value • I _{DD_BV} : added max value • I _{DD_BV} : added max value • V _{LVDHV3L} : adde max value • V _{LVDHV3L} : adde max value • V _{LVDHV3L} : adde m

Table 50. Revision history (continued)

Appendix A Abbreviations

Table A-1 lists abbreviations used but not defined elsewhere in this document.

Table A-1. Abbreviations

Abbreviation	Meaning
CMOS	Complementary metal-oxide-semiconductor
СРНА	Clock phase
CPOL	Clock polarity
CS	Peripheral chip select
EVTO	Event out
МСКО	Message clock out
MDO	Message data out
MSEO	Message start/end out
MTFE	Modified timing format enable
SCK	Serial communications clock
SOUT	Serial data out
TBD	To be defined
ТСК	Test clock input
TDI	Test data input
TDO	Test data output
TMS	Test mode select

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. The described product contains a PowerPC processor core. The PowerPC name is a trademark of IBM Corp. and used under license. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009-2012. All rights reserved.

MPC5604BC Rev. 11 12/2012

