



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, I ² C, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	123
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	64K x 8
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 36x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5604bk0vlq6

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- ¹ Feature set dependent on selected peripheral multiplexing—table shows example implementation
- ² Based on 125 °C ambient operating temperature
- ³ See the eMIOS section of the device reference manual for information on the channel configuration and functions.
- ⁴ IC Input Capture; OC Output Compare; PWM Pulse Width Modulation; MC Modulus counter
- ⁵ SCI0, SCI1 and SCI2 are available. SCI3 is not available.
- ⁶ CAN0, CAN1 are available. CAN2, CAN3, CAN4 and CAN5 are not available.
- ⁷ CAN0, CAN1 and CAN2 are available. CAN3, CAN4 and CAN5 are not available.
- ⁸ I/O count based on multiplexing with peripherals
- ⁹ 208 MAPBGA available only as development package for Nexus2+

4

		-					uo	Pin number				
Port pin	PCR	Alternate functior	Function	Peripheral	I/O direction ²	Pad type	RESET configurati	MPC560xB 64 LQFP	MPC560xC 64 LQFP	100 LQFP	144 LQFP	208 MAPBGA ³
PB[3]	PCR[19]	AF0 AF1	GPIO[19] —	SIUL	I/O —	S	Tristate	1	1	1	1	C3
		AF2 AF3	SCL	I2C_0 —	I/O —							
		— —	WKPU[11] ⁴ LIN0RX	WKPU LINFlex_0	I							
PB[4]	PCR[20]	AF0 AF1	GPIO[20] —	SIUL		I	Tristate	32	32	50	72	T16
		AF2 AF3	—	—	_							
		-	GPI[0]	ADC	1							210
PB[5]	PCR[21]	AF0 AF1	GPIO[21] —	SIUL	 	I	Iristate	35		53	75	R16
		AF2 AF3			_							
PB[6]	PCR[22]	AF0	GPI[1]			1	Tristate	36		54	76	P15
1 0[0]	1 01 ([22]	AF1					motato	00		01	10	1 10
		AF3			_							
PB[7]	PCR[23]	AF0	GPIO[23]	SIUL	1	I	Tristate	37	35	55	77	P16
		AF1 AF2	—	_	_							
		AF3 —	 GPI[3]	 ADC	— 							
PB[8]	PCR[24]	AF0 AF1	GPIO[24]	SIUL		I	Tristate	30	30	39	53	R9
		AF2	_	_	_							
		— —	ANS[0] OSC32K_XTAL ⁷	ADC SXOSC	І І/О							
PB[9]	PCR[25]	AF0 AF1	GPIO[25] —	SIUL		I	Tristate	29	29	38	52	Т9
		AF2 AF3	—	—								
			ANS[1] OSC32K_EXTAL ⁷	ADC SXOSC	І І/О							

Table 6. Functional port pin descriptions (continued)

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

3.11.2 NVUSRO[OSCILLATOR_MARGIN] field description

The fast external crystal oscillator consumption is dependent on the OSCILLATOR_MARGIN bit value. Table 10 shows how NVUSRO[OSCILLATOR_MARGIN] controls the device configuration.

Table 10. OSCILLATOR_MARGIN field description

Value ¹	Description
0	Low consumption configuration (4 MHz/8 MHz)
1	High margin configuration (4 MHz/16 MHz)

Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

3.11.3 NVUSRO[WATCHDOG_EN] field description

The watchdog enable/disable configuration after reset is dependent on the WATCHDOG_EN bit value. Table 11 shows how NVUSRO[WATCHDOG_EN] controls the device configuration.

Table 11. WATCHDOG_EN field description

Value ¹	Description
0	Disable after reset
1	Enable after reset

¹ Default manufacturing value is '1'. Value can be programmed by customer in Shadow Flash.

3.14 Thermal characteristics

3.14.1 Package thermal characteristics

Sym	nbol	С	Parameter	Conditions ²	Pin count	Value	Unit
R_{\thetaJA}	CC	D	Thermal resistance,	Single-layer board - 1s	64	60	°C/W
			junction-to-ambient natural		100	64	
					144	64	
				Four-layer board - 2s2p	64	42	1
					100	51	
					144	49	1
$R_{\theta JB}$	CC	D	Thermal resistance,	Single-layer board - 1s	64	24	°C/W
			junction-to-board*		100	36	1
					144	37	1
				Four-layer board - 2s2p	64	24	1
					100	34	1
					144	35	1
R_{\thetaJC}	СС	D	Thermal resistance,	Single-layer board - 1s	64	11	°C/W
			junction-to-case		100	22	1
					144	22	1
				Four-layer board - 2s2p	64	11	
					100	22	1
					144	22	1
Ψ_{JB}	CC	D	Junction-to-board thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	33	1
					144	34	1
				Four-layer board - 2s2p	64	TBD	1
					100	34	1
					144	35	1
Ψ_{JC}	CC	D	Junction-to-case thermal	Single-layer board - 1s	64	TBD	°C/W
			characterization parameter, natural convection		100	9	1
					144	10	1
				Four-layer board - 2s2p	64	TBD	1
					100	9	1
					144	10	1

Table 15. LQFP thermal characteristics¹

¹ Thermal characteristics are based on simulation.

Symbol		<u>د</u>	Paramotor		Conditions ¹		Unit		
Syn	1001		Farameter		Conditions	Min	Тур	Max	Unit
V _{OL}	СС	Ρ	Output low level FAST configuration	Push Pull	I_{OL} = 14mA, V_{DD} = 5.0 V ± 10%, PAD3V5V = 0 (recommended)	_	—	0.1V _{DD}	V
		С			I _{OL} = 7mA, V _{DD} = 5.0 V ± 10%, PAD3V5V = 1 ²	_		0.1V _{DD}	
		С			I _{OL} = 11mA, V _{DD} = 3.3 V ± 10%, PAD3V5V = 1 (recommended)	—	_	0.5	

 Table 20. FAST configuration output buffer electrical characteristics (continued)

 $\overline{}^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

² The configuration PAD3V5 = 1 when V_{DD} = 5 V is only a transient configuration during power-up. All pads but RESET and Nexus output (MDOx, EVTO, MCKO) are configured in input or in high impedance state.

3.15.4 Output pin transition times

Sv	mbol	2	Paramotor		Conditions ¹		Value	e	Unit
J		C	Falameter		Conditions	Min	Тур	Max	Unit
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	—	—	50	ns
		Т	pin ² SLOW configuration	C _L = 50 pF		_	—	100	
		D	Ŭ	C _L = 100 pF			_	125	
		D		C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_		50	
		Т		C _L = 50 pF			—	100	
		D		C _L = 100 pF			—	125	
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	$V_{DD} = 5.0 V \pm 10\%$, PAD3V5V = 0	_	—	10	ns
		Т	MEDIUM configuration	C _L = 50 pF	SIUL.PURX.SRC = 1	_	—	20	
		D	-	C _L = 100 pF			—	40	
		D		C _L = 25 pF	$V_{DD} = 3.3 V \pm 10\%$, PAD3V5V = 1	_	—	12	
		Т		C _L = 50 pF	SIUL.PURX.SRU = 1	_	_	25]
		D		C _L = 100 pF		_	—	40	
t _{tr}	CC	D	Output transition time output	C _L = 25 pF	V _{DD} = 5.0 V ± 10%, PAD3V5V = 0	_	_	4	ns
			FAST configuration	C _L = 50 pF		_	_	6	
				C _L = 100 pF		_	—	12	
				C _L = 25 pF	V _{DD} = 3.3 V ± 10%, PAD3V5V = 1	_	—	4	
				C _L = 50 pF		_	_	7	
				C _L = 100 pF		—	—	12	

Table 21. Output pin transition times

 $\overline{}^{1}$ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

Supply segment				144/100	LQFP			64 L	QFP		
Sup	piy seg	ment	Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP ²		SRC ³ = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	2	PB[9]	1%	—	1%	—	1%	—	1%	—
			PB[8]	1%		1%	—	1%	—	1%	_
			PB[10]	6%		7%	—	6%	—	7%	_
	—	—	PF[0]	6%	—	7%	—	—	—	—	—
		—	PF[1]	7%	_	8%	—	—	—	—	_
		—	PF[2]	7%	_	8%	—	—	—	—	—
		—	PF[3]	7%	—	9%	—	—	—	—	—
		—	PF[4]	8%	_	9%	—	—	—	—	_
		—	PF[5]	8%	_	10%	—	—	—	—	_
		—	PF[6]	8%	—	10%	—	—	—	—	—
		_	PF[7]	9%		10%	—	_	—	—	
	2	_	PD[0]	1%		1%	—	_	—	—	
			PD[1]	1%	—	1%	—	—	—	—	—
			PD[2]	1%		1%	—	_	—	—	
		_	PD[3]	1%	_	1%	—	—	—	—	_
			PD[4]	1%	—	1%	—	—	—	—	—
		_	PD[5]	1%	_	1%	—	—	—	—	_
			PD[6]	1%		1%	—	_	—	—	
			PD[7]	1%	—	1%	—	—	—	—	—
		_	PD[8]	1%	_	1%	—	—	—	—	_
		2	PB[4]	1%	_	1%	—	1%	—	1%	—
			PB[5]	1%	—	1%	—	1%	—	2%	—
			PB[6]	1%	_	1%	—	1%	—	2%	—
			PB[7]	1%	_	1%	—	1%	—	2%	—
			PD[9]	1%	—	1%	—	—	—	—	—
		—	PD[10]	1%	—	1%	—	—	—	—	—
		—	PD[11]	1%	—	1%	_	_	_	—	—
		2	PB[11]	11%	—	13%		17%		21%	—
			PD[12]	11%	—	13%	—	—	—	—	—
		2	PB[12]	11%	—	13%		18%		21%	
		—	PD[13]	10%	—	12%	—	—	—	—	—

Table 24. I/O weight¹ (continued)

Supply segment					144/100) LQFP			64 L	QFP	
Supply segment			Pad	Weigh	nt 5 V	Weigh	t 3.3 V	Weig	ht 5 V	Weigh	t 3.3 V
144 LQFP	100 LQFP	64 LQFP ²		SRC ³ = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1	SRC = 0	SRC = 1
2	2	2	PB[13]	10%	—	12%	—	18%	—	21%	—
			PD[14]	10%	—	12%	—	—	—	—	—
		2	PB[14]	10%	—	12%	—	18%	—	21%	—
			PD[15]	10%	—	11%	—	—	—	—	—
		2	PB[15]	9%	—	11%	—	18%	—	21%	_
			PA[3]	9%	_	11%	_	18%	_	21%	_
	—		PG[13]	9%	13%	10%	11%	_	_	—	—
	—		PG[12]	9%	12%	10%	11%	—	—	—	—
	—	_	PH[0]	5%	8%	6%	7%	—	—	—	—
			PH[1]	5%	7%	6%	6%	—	—	—	—
	—	_	PH[2]	5%	6%	5%	6%		_	_	
	—	_	PH[3]	4%	6%	5%	5%	—	—	—	—
			PG[1]	4%	—	4%	—	—	—	—	—
		_	PG[0]	3%	4%	4%	4%		_	_	_
3	_	_	PF[15]	3%	—	4%	—	—	—	—	—
			PF[14]	4%	5%	5%	5%	—	—	—	—
	_	_	PE[13]	4%	_	5%	—	_	_	—	—
	3	2	PA[7]	5%	_	6%	_	16%	_	19%	_
			PA[8]	5%	—	6%	—	16%	—	19%	_
			PA[9]	5%		6%	—	15%		18%	_
			PA[10]	6%	—	7%	—	15%	—	18%	—
			PA[11]	6%	—	8%	—	14%	—	17%	—
			PE[12]	7%	—	8%	—	—	—	—	—
	—	—	PG[14]	7%	—	8%	—	—	—	—	—
	—	—	PG[15]	7%	10%	8%	9%	—	—	—	—
	—	—	PE[14]	7%		8%					
	_	—	PE[15]	7%	9%	8%	8%				
	_	—	PG[10]	6%	—	8%	—	—	—	—	—
	_	—	PG[11]	6%	9%	7%	8%				
	3	2	PC[3]	6%		7%		7%		9%	
			PC[2]	6%	8%	7%	7%	6%	9%	8%	8%

Table 24. I/O weight¹ (continued)

- HV—High voltage external power supply for voltage regulator module. This must be provided externally through VDD_HV power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through VDD_BV power pin. Voltage values should be aligned with V_{DD}.
- LV—Low voltage internal power supply for core, FMPLL and flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is further split into four main domains to ensure noise isolation between critical LV modules within the device:
 - LV_COR—Low voltage supply for the core. It is also used to provide supply for FMPLL through double bonding.
 - LV_CFLA—Low voltage supply for code flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.
 - LV_DFLA—Low voltage supply for data flash module. It is supplied with dedicated ballast and shorted to LV_COR through double bonding.



- LV_PLL-Low voltage supply for FMPLL. It is shorted to LV_COR through double bonding.

Figure 10. Voltage regulator capacitance connection

The internal voltage regulator requires external capacitance (C_{REGn}) to be connected to the device in order to provide a stable low voltage digital supply to the device. Capacitances should be placed on the board as near as possible to the associated pins. Care should also be taken to limit the serial inductance of the board to less than 5 nH.

Each decoupling capacitor must be placed between each of the three V_{DD_LV}/V_{SS_LV} supply pairs to ensure stable voltage (see Section 3.13, Recommended operating conditions).

The internal voltage regulator requires a controlled slew rate of both V_{DD HV} and V_{DD BV} as described in Figure 11.

Symbol		c	Paramotor	Conditions ¹		Value		Unit
Symbol		C	Falanielei	Conditions	Min	Тур	Max	Onit
$\frac{ \mathbf{d}}{\mathbf{d}t} VDD(STDBY)$	SR		Maximum slope on V _{DD} during standby exit		_	_	15	mV/µs
V _{MREG}	СС	Т	Main regulator output voltage	Before exiting from reset	—	1.32	—	V
		Ρ		After trimming	1.16	1.28	—	
I _{MREG}	SR		Main regulator current provided to V_{DD_LV} domain	_			150	mA
IMREGINT	СС	D	Main regulator module current	I _{MREG} = 200 mA		—	2	mA
			consumption	I _{MREG} = 0 mA		_	1	
V _{LPREG}	СС	Ρ	Low power regulator output voltage	After trimming	1.16	1.28	_	V
I _{LPREG}	SR		Low power regulator current provided to V_{DD_LV} domain	_	_		15	mA
I _{LPREGINT}	СС	CC D Low power regulator module current consumption		I _{LPREG} = 15 mA; T _A = 55 °C	—		600	μA
				I _{LPREG} = 0 mA; T _A = 55 °C		5	_	
V _{ULPREG}	СС	Ρ	Ultra low power regulator output voltage	After trimming	1.16	1.28	_	V
I _{ULPREG}	SR		Ultra low power regulator current provided to V_{DD_LV} domain	_	—		5	mA
I _{ULPREGINT} CC		D	Ultra low power regulator module current consumption	I _{ULPREG} = 5 mA; T _A = 55 °C	_	_	100	μA
				I _{ULPREG} = 0 mA; T _A = 55 °C	—	2	—	
I _{DD_BV}	СС	D	In-rush average current on V_{DD_BV} during power-up ⁵		—	_	300 ⁶	mA

Table 26. Voltage regulator electrical characteristics (continued)

 1 V_{DD} = 3.3 V \pm 10% / 5.0 V \pm 10%, T_A = –40 to 125 °C, unless otherwise specified

- 2 This capacitance value is driven by the constraints of the external voltage regulator supplying the V_{DD_BV} voltage. A typical value is in the range of 470 nF.
- $^3\,$ This value is acceptable to guarantee operation from 4.5 V to 5.5 V
- ⁴ External regulator and capacitance circuitry must be capable of providing I_{DD_BV} while maintaining supply V_{DD_BV} in operating range.
- ⁵ In-rush average current is seen only for short time (maximum 20 µs) during power-up and on standby exit. It is dependant on the sum of the C_{REGn} capacitances.
- ⁶ The duration of the in-rush current depends on the capacitance placed on LV pins. BV decoupling capacitors must be sized accordingly. Refer to I_{MREG} value for minimum amount of current to be provided in cc.

The $|\Delta_{VDD(STDBY)}|$ and dVDD(STDBY)/dt system requirement can be used to define the component used for the V_{DD} supply generation. The following two examples describe how to calculate capacitance size:

- ⁶ Data Flash Power Down. Code Flash in Low Power. SIRC (128 kHz) and FIRC (16 MHz) on. 10 MHz XTAL clock. FlexCAN: instances: 0, 1, 2 ON (clocked but not reception or transmission), instances: 4, 5, 6 clock gated. LINFlex: instances: 0, 1, 2 ON (clocked but not reception or transmission), instance: 3 clock gated. eMIOS: instance: 0 ON (16 channels on PA[0]–PA[11] and PC[12]–PC[15]) with PWM 20 kHz, instance: 1 clock gated. DSPI: instance: 0 (clocked but no communication). RTC/API ON. PIT ON. STM ON. ADC ON but not conversion except 2 analog watchdog.
- ⁷ Only for the "P" classification: No clock, FIRC (16 MHz) off, SIRC (128 kHz) on, PLL off, HPvreg off, ULPVreg/LPVreg on. All possible peripherals off and clock gated. Flash in power down mode.
- ⁸ When going from RUN to STOP mode and the core consumption is > 6 mA, it is normal operation for the main regulator module to be kept on by the on-chip current monitoring circuit. This is most likely to occur with junction temperatures exceeding 125 °C and under these circumstances, it is possible for the current to initially exceed the maximum STOP specification by up to 2 mA. After entering stop, the application junction temperature will reduce to the ambient level and the main regulator will be automatically switched off when the load current is below 6 mA.
- ⁹ Only for the "P" classification: ULPreg on, HP/LPVreg off, 32 KB RAM on, device configured for minimum consumption, all possible modules switched off.
- ¹⁰ ULPreg on, HP/LPVreg off, 8 KB RAM on, device configured for minimum consumption, all possible modules switched off.

3.19 Flash memory electrical characteristics

3.19.1 **Program/Erase characteristics**

Table 29 shows the program and erase characteristics.

Table 29. Program and erase specifications

				Value					
Symbol		С	Parameter	Min	Typ ¹	Initial max ²	Max ³	Unit	
T _{dwprogram}	СС	С	Double word (64 bits) program time ⁴	_	22	50	500	μs	
T _{16Kpperase}			16 KB block preprogram and erase time	_	300	500	5000	ms	
T _{32Kpperase}			32 KB block preprogram and erase time		400	600	5000	ms	
T _{128Kpperase}			128 KB block preprogram and erase time	_	800	1300	7500	ms	
T _{esus}	СС	D	Erase suspend latency		_	30	30	μs	

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: < 100 program/erase cycles, 25 °C, typical supply voltage.

³ The maximum program and erase times occur after the specified number of program/erase cycles. These maximum values are characterized but not guaranteed.

⁴ Actual hardware programming times. This does not include software overhead.

Symbol		c	Paramotor	Conditions		Value		Unit
Symbo			Falanielei	Conditions	Min	Тур	Мах	•
P/E	СС	С	Number of program/erase cycles	16 KB blocks	100,000	_		cycles
			per block over the operating temperature range (T_1)	32 KB blocks	10,000	100,000	_	
				128 KB blocks	1,000	100,000	_	
Retention	СС	С	Minimum data retention at 85 °C average ambient temperature ¹	Blocks with 0–1,000 P/E cycles	20	_	_	years
				Blocks with 1,001–10,000 P/E cycles	10	—	_	
				Blocks with 10,001–100,000 P/E cycles	5	_	_	

Table 30. Flash module life

¹ Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

ECC circuitry provides correction of single bit faults and is used to improve further automotive reliability results. Some units will experience single bit corrections throughout the life of the product with no impact to product reliability.

Table 31. Flash read access timing

Symbol		С	Parameter	Conditions ¹	Max	Unit
f _{READ}	CC	Ρ	Maximum frequency for Flash reading	2 wait states	64	MHz
		С		1 wait state	40	
		С		0 wait states	20	

 $1 V_{DD}$ = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified

3.19.2 Flash power supply DC characteristics

Table 32 shows the power supply DC characteristics on external supply.

Table 32. Flash memory power supply DC electrical characteristics

Symbol		C	Parameter	Conditions ¹			Unit	
Cymb			r drumeter	Conditions	Min	Тур	Max	om
I _{FREAD} ²	CC	D	Sum of the current consumption on VDD_HV and VDD_BV on read access	Code flash memory module read $f_{CPU} = 64 \text{ MHz}^3$	_	15	33	mA
				Data flash memory module read f _{CPU} = 64 MHz ³	-	15	33	
I _{FMOD} ²	CC	D	Sum of the current consumption on VDD_HV and VDD_BV on matrix modification (program/erase)	Program/Erase ongoing while reading code flash memory registers f _{CPU} = 64 MHz ³	_	15	33	mA
				Program/Erase ongoing while reading data flash memory registers f _{CPU} = 64 MHz ³	_	15	33	

Symbol		С	Ratings	Conditions	Class	Max value	Unit
V _{ESD(HBM)}	СС	Т	Electrostatic discharge voltage (Human Body Model)	$T_A = 25 \degree C$ conforming to AEC-Q100-002	H1C	2000	V
V _{ESD(MM)}	СС	Т	Electrostatic discharge voltage (Machine Model)	T _A = 25 °C conforming to AEC-Q100-003	M2	200	
V _{ESD(CDM)}	СС	Т	Electrostatic discharge voltage $T_A = 25 \degree C$		C3A	500	
			(Charged Device Model)	conforming to AEC-Q100-011		750 (corners)	

 Table 35. ESD absolute maximum ratings^{1 2}

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

3.20.3.2 Static latch-up (LU)

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with the EIA/JESD 78 IC latch-up standard.

Table 36. Latch-up results

Symbol		C Parameter		Conditions	Class	
LU	CC	Т	Static latch-up class	$T_A = 125 \ ^{\circ}C$ conforming to JESD 78	II level A	

3.21 Fast external crystal oscillator (4 to 16 MHz) electrical characteristics

The device provides an oscillator/resonator driver. Figure 14 describes a simple model of the internal oscillator driver and provides an example of a connection for an oscillator or a resonator.

Table 37 provides the parameter description of 4 MHz to 16 MHz crystals used for the design simulations.

- ² This is the recommended range of load capacitance at OSC32K_XTAL and OSC32K_EXTAL with respect to ground. It includes all the parasitics due to board traces, crystal and package.
- 3 Maximum ESR (R_m) of the crystal is 50 k Ω

⁴ C0 includes a parasitic capacitance of 2.0 pF between OSC32K_XTAL and OSC32K_EXTAL pins



Figure 18. Slow external crystal oscillator (32 kHz) timing diagram

Symbol		c	Paramotor	Conditions ¹		Unit		
		C	Falameter	Conditions	Min	Тур	Max	om
f _{SXOSC}	SR		Slow external crystal oscillator frequency	_	32	32.768	40	kHz
V _{SXOSC}	СС	Т	Oscillation amplitude	—	-	2.1	_	V
I _{SXOSCBIAS}	СС	Т	Oscillation bias current		_	2.5	_	μA
I _{SXOSC}	СС	Т	Slow external crystal oscillator consumption		—	—	8	μA
T _{SXOSCSU}	СС	Т	Slow external crystal oscillator start-up time	—	_	—	2 ²	S

Table 40. Slow external crystal oscillator (32 kHz) electrical characteristics

¹ V_{DD} = 3.3 V ± 10% / 5.0 V ± 10%, T_A = -40 to 125 °C, unless otherwise specified. Values are specified for no neighbor GPIO pin activity. If oscillator is enabled (OSC32K_XTAL and OSC32K_EXTAL pins), neighboring pins should not toggle.

² Start-up time has been measured with EPSON TOYOCOM MC306 crystal. Variation may be seen with other crystal.

3.23 FMPLL electrical characteristics

The device provides a frequency-modulated phase-locked loop (FMPLL) module to generate a fast system clock from the main oscillator driver.

possible, ideally infinite. This capacitor contributes to attenuating the noise present on the input pin; furthermore, it sources charge during the sampling phase, when the analog signal source is a high-impedance source.

A real filter can typically be obtained by using a series resistance with a capacitor on the input pin (simple RC filter). The RC filtering may be limited according to the value of source impedance of the transducer or circuit supplying the analog signal to be measured. The filter at the input pins must be designed taking into account the dynamic characteristics of the input signal (bandwidth) and the equivalent input impedance of the ADC itself.

In fact a current sink contributor is represented by the charge sharing effects with the sampling capacitance: being C_S and C_{p2} substantially two switched capacitances, with a frequency equal to the conversion rate of the ADC, it can be seen as a resistive path to ground. For instance, assuming a conversion rate of 1 MHz, with C_S+C_{p2} equal to 3 pF, a resistance of 330 k Ω is obtained ($R_{EQ} = 1 / (f_c \times (C_S+C_{p2}))$), where f_c represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on C_S+C_{p2}) and the sum of $R_S + R_F$, the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2}LSB$$

Equation 4 generates a constraint for external network design, in particular on a resistive path.



Figure 20. Input equivalent circuit (precise channels)

Table 47. DSPI characteristics¹ (continued)

No	No. Symbol		0	Devementer		C	SPI0/DS	PI1		DSPI	2	llmit
NO.				Parameter		Min	Тур	Мах	Min	Тур	Max	Onit
10	t _{HI}	SR	D	Data hold time for inputs	Master mode	0		_	0	—	_	ns
					Slave mode	2 ⁶	-	—	2 ⁶	—	—	-
11	t _{SUO} 7	СС	D	Data valid after SCK edge	Master mode	—	-	32	—	—	50	ns
					Slave mode	—	—	52	—	—	160	-
12	t _{HO} 7	СС	D	Data hold time for outputs	Master mode	0	-	—	0	—	—	ns
					Slave mode	8	—	—	13	—	—	1

Operating conditions: C_L = 10 to 50 pF, Slew_{IN} = 3.5 to 15 ns.

² Maximum value is reached when CSn pad is configured as SLOW pad while SCK pad is configured as MEDIUM. A positive value means that SCK starts before CSn is asserted. DSPI2 has only SLOW SCK available.

³ Maximum value is reached when CSn pad is configured as MEDIUM pad while SCK pad is configured as SLOW. A positive value means that CSn is deasserted before SCK. DSPI0 and DSPI1 have only MEDIUM SCK available.

⁴ The t_{CSC} delay value is configurable through a register. When configuring t_{CSC} (using PCSSCK and CSSCK fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{CSC} to ensure positive t_{CSCext}.

⁵ The t_{ASC} delay value is configurable through a register. When configuring t_{ASC} (using PASC and ASC fields in DSPI_CTARx registers), delay between internal CS and internal SCK must be higher than ∆t_{ASC} to ensure positive t_{ASCext}.

⁶ This delay value corresponds to SMPL_PT = 00b which is bit field 9 and 8 of the DSPI_MCR.

⁷ SCK and SOUT configured as MEDIUM pad



Figure 24. DSPI classic SPI timing – master, CPHA = 0



Figure 25. DSPI classic SPI timing – master, CPHA = 1







Figure 27. DSPI classic SPI timing – slave, CPHA = 1



Figure 28. DSPI modified transfer format timing – master, CPHA = 0







Figure 33. Nexus TDI, TMS, TDO timing

3.27.4 JTAG characteristics

Table 49. JTAG characteristics

No	Symbol		c	Parameter		Unit			
NO.	Synto		C	raiametei	Min	Тур	Max	Onit	
1	t _{JCYC}	CC	D	TCK cycle time	64	_	_	ns	
2	t _{TDIS}	СС	D	TDI setup time	15	_	_	ns	
3	t _{TDIH}	СС	D	TDI hold time	5			ns	
4	t _{TMSS}	СС	D	TMS setup time	15	_	_	ns	
5	t _{TMSH}	СС	D	TMS hold time	5	_	_	ns	
6	t _{TDOV}	СС	D	TCK low to TDO valid			33	ns	
7	t _{TDOI}	CC	D	TCK low to TDO invalid	6			ns	

Package characteristics

	MECHANICAL	OUTLINES	DOCUMENT NO: 98ASS23234W								
Treescale somiconductor o FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	DICTI	ONARY	PAGE:	840F							
ELECTRONIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED DIRECTLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED VERSIONS ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED COPY" IN RED.	DO NOT SCALE	THIS DRAWING	REV:	E							
NOTES:											
1. DIMENSIONS ARE IN MILLIMETERS.											
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.											
3. DATUMS A, B AND D TO) BE DETERMINE	D AT DATUM PLA	NE H.								
A DIMENSIONS TO BE DET	FERMINED AT SE	ATING PLANE C.									
THIS DIMENSION DOES PROTRUSION SHALL NOT BY MORE THAN 0.08 mr LOCATED ON THE LOWEF PROTRUSION AND ADJAC	THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.										
THIS DIMENSION DOES IS 0.25 mm PER SIDE. DIMENSION INCLUDING	NOT INCLUDE M THIS DIMENSI MOLD MISMATCH	OLD PROTRUSION ON IS MAXIMUM	I. ALLOW/ Plastic	ABLE PROTRUSION C BODY SIZE							
A EXACT SHAPE OF EACH	CORNER IS OPT	IONAL.									
THESE DIMENSIONS APP 0. 1 mm AND 0.25 mm F	PLY TO THE FLA FROM THE LEAD	T SECTION OF T TIP.	HE LEA	D BETWEEN							
TITLE: 641 D LOFP		CASE NUMBER: 8	340F-02								
10 X 10 X 1. 4	PKG,	STANDARD: JEDEC MS-026 BCD									
0.5 PITCH, CASE (DUTLINE	PACKAGE CODE:	8426	SHEET: 3							

Figure 37. 64 LQFP package mechanical drawing (3 of 3)