



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

roduct Status Obsole fore Processor Z8 fore Size 8-Bit peed 10MHz fonnectivity - eripherals PWM, lumber of I/O 13 rogram Memory Size 1KB (1 rogram Memory Type OTP EPROM Size -	z
tore Processor Z8 tore Size 8-Bit peed 10MHz tonnectivity - eripherals PWM, lumber of I/O 13 rogram Memory Size 1KB (1	z
fore Size 8-Bit  peed 10MHz  connectivity - eripherals PWM, lumber of I/O 13  rogram Memory Size 1KB (1  rogram Memory Type OTP	
peed 10MHz connectivity - eripherals PWM, lumber of I/O 13 rogram Memory Size 1KB (1 rogram Memory Type OTP	
connectivity - eripherals PWM, lumber of I/O 13 rogram Memory Size 1KB (1 rogram Memory Type OTP	
eripherals PWM, lumber of I/O 13 rogram Memory Size 1KB (1 rogram Memory Type OTP	WDT
rogram Memory Size 1KB (1 rogram Memory Type OTP	WDT
rogram Memory Size 1KB (1 rogram Memory Type OTP	VVD1
rogram Memory Type OTP	
	LK x 8)
EPROM Size -	
AM Size 64 x 8	
oltage - Supply (Vcc/Vdd) 3.5V ~	- 5.5V
Pata Converters -	
Scillator Type Interna	al
operating Temperature 0°C ~	70°C (TA)
lounting Type Surfac	re Mount
ackage / Case 20-SSG	OP (0.209", 5.30mm Width)
upplier Device Package -	
urchase URL https:/	

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **GENERAL DESCRIPTION** (Continued)

ing real-time tasks such as counting/timing and I/O data communications.

**Note:** All signals with an overline, "", are active Low\_For example, B/W (WORD is active Low, only); B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	$V_{CC}$	$V_{DD}$
Ground	GND	$V_{\mathrm{SS}}$




Figure 1. Functional Block Diagram




Figure 2. EPROM Programming Mode Block Diagram

## **PIN DESCRIPTION**




Figure 3. 18-Pin DIP/SOIC Pin Identification/EPROM Programming Mode

EPROM Programming Mode					
Pin#	Symbol	Function	Direction		
1	PGM	Prog Mode	Input		
2–4	GND	Ground			
5	ADCLR/V <sub>PP</sub>	Clear Clk./Prog Volt.	Input		
6-9	D7-D4	Data 7,6,5,4	Input/Output		
10–13	D3-D0	Data 3,2,1,0	Input/Output		
14	$V_{DD}$	Power Supply			
15	GND	Ground			
16	NC	No Connection			
17	XTAL1	1MHz Clock	Input		
18	ADCLK	Address Clock	Input		

**Table 1. DC Electrical Characteristics (Continued)** 

pF T <sub>A</sub> = 0°C to +70°C Standard Temperatures Typical <sup>2</sup>								
Sym	Parameter	$V_{CC}^{1}$	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC</sub>	Supply Current	3.5V		2.5	2.0	mA	@ 10 MHz	4,5
		5.5V		6.0	3.5	mA	@ 10 MHz	4,5
I <sub>CC1</sub>	Standby Current	3.5V		2.0	1.0	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 10 MHz	4,5
		5.5V		4.0	2.5	mA	HALT Mode $V_{IN} = 0V$ , $V_{CC}$ @ 10 MHz	4,5
I <sub>CC2</sub>	Standby Current	3.5V		500	150	nA	STOP Mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	6

#### Notes:

- 1. The  $V_{CC}$  voltage specification of 3.5V guarantees 3.5V and the  $V_{CC}$  voltage specification of 5.5 V guarantees 5.0 V ±0.5 V. 2. Typical values are measured at  $V_{CC}$  = 3.3V and  $V_{CC}$  = 5.0V;  $V_{SS}$  = 0V = GND. 3. For analog comparator input when analog comparator is enabled.


- 4. All outputs unloaded and all inputs are at  $\rm V_{\rm CC}$  or  $\rm V_{\rm SS}$  level.
- 5. CL1 = CL2 = 22 pF.
- 6. Same as note 4 except inputs at V<sub>CC</sub>.

# DC ELECTRICAL CHARACTERISTICS (Continued)

**Table 2. DC Electrical Characteristics** 

			T <sub>A</sub> = -40°	C to +105°C				
				emperatures	•			
Sym	Parameter	v <sub>cc</sub> 1	Min	Max	Typical <sup>2</sup> @ 25°C	Units	Conditions	Notes
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
$\overline{V_{OH}}$	Output High Voltage	4.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
V <sub>OL1</sub>	Output Low Voltage	4.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
		5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
$V_{OL2}$	Output Low Voltage	4.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
		5.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
V <sub>RH</sub>	Reset Input High	4.5V	0.5V <sub>CC</sub>	V <sub>CC</sub>	1.1	V		
	Voltage	5.5V	0.5V <sub>CC</sub>	V <sub>CC</sub>	2.2	V		
V <sub>OFFSET</sub>	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
I <sub>IL</sub>	Input Leakage	4.5V	-1.0	2.0	<1.0	μΑ	$V_{IN}$ = 0V, $V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN}$ = 0V, $V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN}$ = 0V, $V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μΑ	$V_{IN}$ = 0V, $V_{CC}$	
V <sub>ICR</sub>	Comparator Input	4.5V	0	V <sub>CC</sub> -1.5V		V		3
	Common Mode Voltage Range	5.5V	0	V <sub>CC</sub> –1.5V		V		3
I <sub>IR</sub>	Reset Input Current	4.5V	-18	-180	-112	mA		
		5.5V	-18	-180	-112	mA		

## **AC ELECTRICAL CHARACTERISTICS**






Figure 8. AC Electrical Timing Diagram

**Table 3. Additional Timing** 

 $T_A = 0$ °C to +70°C  $T_A = -40^{\circ}C \text{ to } +105^{\circ}C$ @ 10 MHz

No	Symbol	Parameter	$V_{CC}^{1}$	Min	Max	Units	Notes
1	ТрС	Input Clock Period	3.5V	100	DC	ns	2
			5.5V	100	DC	ns	2
2	TrC,TfC	Clock Input Rise and Fall Times	3.5V		15	ns	2
			5.5V		15	ns	2
3	TwC	Input Clock Width	3.5V	50		ns	2
			5.5V	50		ns	2
4	TwlL	Int. Request Input Low Time	3.5V	70		ns	2
			5.5V	70		ns	2
5	TwlH	Int. Request Input High Time	3.5V	5TpC			2
			5.5V	5TpC			2
6	Twsm	STOP Mode Recovery Width	3.5V	12		ns	
		Spec.	5.5V	12		ns	
7	Tost	Oscillator Start-Up Time	3.5V		5TpC		
			5.5V		5TpC		

#### Notes:

- 1. The  $V_{DD}$  voltage specification of 3.5V guarantees 3.5V. The  $V_{DD}$  voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Timing Reference uses 0.7  $V_{CC}$  for a logic 1 and 0.2  $V_{CC}$  for a logic 0.

Table 5. Flag Register Bit D1, D0

D1	D0	Reset Source
0	0	RESET Pin
0	1	SMR Recovery
1	0	WDT Reset
1	1	Reserved




Figure 9. Reset Timing




Figure 10. Example of External Power-On Reset (POR) Circuit

## **Z8E001 WATCH-DOG TIMER (WDT)**

The WDT is a retriggerable one-shot 16-bit timer that resets the Z8E001 if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer timeout periods required in applications, the watchdog timer is only updated every 64th clock cycle. When operating in the RUN or HALT Modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H and setting the WDT flag to a one state. Coming out of RESET, the WDT is fully enabled with its timeout value set at the maximum value, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction, reinitialize the watchdog timer registers (C2H and C3H), to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after RESET, and if the device enters Stop mode.

The WDT instruction should be executed often enough to provide some margin before allowing the WDT registers to

get near 0. Because the WDT timeout periods are relatively long, a WDT reset will occur in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

The WDT and SMR flags are the only flags that are affected by the external RESET pin. RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag. The STOP instruction sets the SMR flag. This behavior enables software to determine whether a pin RESET occurred, or whether a WDT timeout occurred, or whether a return from STOP Mode occurred. Reading the WDT and SMR flags does not reset it to zero, the user must clear it via software.

**Note:** Failure to clear the SMR flag can result in undefined behavior.






Figure 12. Z8E001 TCTLHI Register for Control of WDT

- V<sub>CC</sub> power lines should be separated from the clock oscillator input circuitry.
- Resistivity between XTAL1 or XTAL2 (and the other pins) should be greater than 10 M $\Omega$ .



Clock Generator Circuit






Figure 15. Circuit Board Design Rules

# **Crystals and Resonators**

Crystals and ceramic resonators (Figure 16) should have the following characteristics to ensure proper oscillation:

Crystal Cut	AT (crystal only)
Mode	Parallel, Fundamental Mode
Crystal Capacitance	<7pF
Load Capacitance	10pF < CL < 220 pF,
	15 typical
Resistance	100 ohms max

Depending on the operation frequency, the oscillator can require additional capacitors, C1 and C2, as shown in Figure 16 and Figure 17. The capacitance values are dependent on the manufacturer's crystal specifications.

## **OSCILLATOR OPERATION** (Continued)




Figure 16. Crystal/Ceramic Resonator Oscillator




Figure 17. LC Clock

In most cases, the R<sub>D</sub> is 0 Ohms and R<sub>F</sub> is infinite. These specifications are determined and specified by the crys-

tal/ceramic resonator manufacturer. The  $R_D$  can be increased to decrease the amount of drive from the oscillator output to the crystal. It can also be used as an adjustment to avoid clipping of the oscillator signal to reduce noise. The  $R_F$  can be used to improve the start-up of the crystal/ceramic resonator. The Z8E001 oscillator already has an internal shunt resistor in parallel to the crystal/ceramic resonator.




Figure 18. External Clock

Figure 16, Figure 17, and Figure 18 recommend that the load capacitor ground trace connect directly to the  $V_{SS}$  (GND) pin of the Z8E001. This requirement assures that no system noise is injected into the Z8E001 clock. This trace should not be shared with any other components except at the  $V_{SS}$  pin of the Z8E001.

**Note:** A parallel resonant crystal or resonator data sheet specifies a load capacitor value that is a series combination of  $C_1$  and  $C_2$ , including all parasitics (PCB and holder).

#### LC OSCILLATOR

The Z8E001 oscillator can use a LC network to generate a XTAL clock (Figure 17).

The frequency stays stable over V<sub>CC</sub> and temperature. The oscillation frequency is determined by the equation:

Frequency = 
$$\frac{1}{2\pi \left(LC_{T}\right)^{1/2}}$$

where L is the total inductance including parasitics, and  $C_T$  is the total series capacitance including parasitics.

Simple series capacitance is calculated using the equation at the top of the next column.

$$1/C_{T} = 1/C_{1} + 1/C_{2}$$

If  $C_{1} = C_{2}$ 
 $1/C_{T} = 2C_{1}$ 
 $C_{1} = 2C_{T}$ 

A sample calculation of capacitance  $C_1$  and  $C_2$  for 5.83 MHz frequency and inductance value of 27  $\mu$ H is displayed as follows:

5.83 (10<sup>6</sup>) = 
$$\frac{1}{2\pi [2.7 (10^{-6}) C_T] \int}$$
$$C_T = 27.6 \text{ pF}$$

Thus  $C_1 = 55.2 \text{ pF}$  and  $C_2 = 55.2 \text{ pF}$ .

## **TIMERS**

For the Z8E001, 8-bit timers (T0 and T1) are available to function as a pair of independent 8-bit standard timers, or they can be cascaded to function as a 16-bit PWM timer.

In addition to T0 and T1, extra 8-bit timers (T2 and T3) are provided, but they can only operate in cascade to function as a 16-bit standard timer.




Figure 19. Z8E001 16-Bit Standard Timer

## **RESET CONDITIONS**

After a hardware RESET, the timers are disabled. See Table 4 for timer <u>control</u>, value, and auto-initialization register status after RESET.

## I/O PORTS

The Z8E001 has 13 lines dedicated to input and output. These lines are grouped into two ports known as Port A and Port B. Port A is an 8-bit port, bit programmable as either inputs or outputs. Port B can be programmed to provide standard input/output or the following special functions: timer0 output, comparator input, SMR input, and external interrupt inputs.

All ports have push-pull CMOS outputs. In addition, the outputs of Port A on a bit-wise basis can be configured for open-drain operation. The ports operate on a bit-wise basis. As such, the register values for/at a given bit position only affect the bit in question.

Each port is defined by a set of four control registers. See Figure 27.

# **Directional Control and Special Function Registers**

Each port on the Z8E001 has a dedicated Directional Control Register that determines (on a bit-wise basis) whether a given port bit operates as either an input or an output.

Each port on the Z8E001 has a Special Function Register that, in conjunction with the Directional Control Register, implements (on a bit-wise basis), any special functionality that can be defined for each particular port bit.

Table 7. Z8E001 I/O Ports Registers

Register	Address	Identifier
Port B Special Function	OD7H	PTBSFR
Port B Directional Control	0D6H	PTBDIR
Port B Output Value	0D5H	PTBOUT
Port B Input Value	0D4H	PTBIN
Port A Special Function	0D3H	PTASFR
Port A Directional Control	0D2H	PTADIR
Port A Output Value	0D1H	PTAOUT
Port A Input Value	0D0H	PTAIN

## Input and Output Value Registers

Each port has an Output Value Register and a pF Input Value Register. For port bits configured as an input by means of the Directional Control Register, the Input Value Register for that bit position contains the current synchronized input value.

For port bits configured as an output by means of the Directional Control Register, the value held in the corresponding bit of the Output Value Register is driven directly onto the output pin. The opposite register bit for a given pin (the output register bit for an input pin and the input register bit for an output pin) holds their previous value. These bits are not changed and don't have any effect on the hardware.

#### **READ/WRITE OPERATIONS**

The control for each port is done on a bit-wise basis. All bits are capable of operating as inputs or outputs, depending upon the setting of the port's Directional Control Register. If configured as an input, each bit is provided a Schmitt-trigger. The output of the Schmitt-trigger is latched twice to perform a synchronization function, and the output of the synchronizer is fed to the port input register, which can be read by software.

A write to a port input register has the effect of updating the contents of the input register, but subsequent reads do not necessarily return the same value that was written. If the bit in question is defined as an input, the input register for that bit position contains the current synchronized input value. Thus, writes to that bit position is overwritten on the next clock cycle with the newly sampled input data. However, if the particular port bit is programmed as an output, the input register for that bit retains the software-updated value. The port bits that are programmed as outputs do not sample the value being driven out.

Any bit in either port can be defined as an output by setting the appropriate bit in the directional control register. If such is the case, the value held in the appropriate bit of the port output register is driven directly onto the output pin.

## **PORT A REGISTER DIAGRAMS**




Figure 28. Port A Input Value Register




Figure 29. Port A Output Value Register




Figure 30. Port A Directional Control Register




Figure 31. Port A Special Function Register

### **PORT B**

## Port B Description

Port B is a 5-bit (bidirectional), CMOS-compatible I/O port. These five I/O lines can be configured under software control to be an input or output, independently. Input buffers are Schmitt-triggered. See Figure 33 through Figure 36 for diagrams of all five Port B pins.

In addition to standard input/output capability on all five pins of Port B, each pin provides special functionality as shown in the following table:

Special functionality is invoked via the Port B Special Function Register. See Figure 32 for the arrangement and control conventions of this register.

**Table 8. Port B Special Functions** 

Port Pin	Input Special Function	Output Special Function
PB0	Stop Mode Recovery Input	None
PB1	None	Timer0 Output
PB2	IRQ3	None
PB3	Comparator Reference Input	None
PB4	Comparator Signal Input/IRQ1/IRQ4	None




Figure 32. Port B Special Function Register

## **PORT B—PIN 1 CONFIGURATION**




Figure 34. Port B Pin 1 Diagram

## **PORT B—PINS 3 AND 4 CONFIGURATION**





Figure 36. Port B Pins 3 and 4 Diagram


## **PACKAGE INFORMATION**



SYMBOL	MILLIMETER		INC	CH
STITLDEL	NIM	MAX	MIN	MAX
A1	0.51	0.81	.020	.032
A2	3.25	3.43	.128	.135
В	0.38	0.53	.015	.021
B1	1.14	1.65	.045	.065
С	0.23	0.38	.009	.015
D	22.35	23.37	.880	.920
E	7.62	8.13	.300	.320
E1	6.22	6.48	.245	.255
e	2.54	TYP	.100	TYP
eA	7.87	8.89	.310	.350
L	3.18	3.81	.125	.150
Q1	1.52	1.65	.060	.065
2	0.89	1.65	.035	.065

CONTROLLING DIMENSIONS : INCH

Figure 43. 18-Pin DIP Package Diagram



CYMBOL	MILLI		IN	СН
SYMBOL	MIN	MAX	MIN	MAX
A	2.40	2.65	0.094	0.104
A1	0.10	0.30	0.004	0.012
A2	2.24	2.44	0.088	0.096
В	0.36	0.46	0.014	0.018
С	0.23	0.30	0.009	0.012
D	11.40	11.75	0.449	0.463
E	7.40	7.60	0.291	0.299
(ē)	1.27 TYP		0.050	) TYP
Н	10.00	10.65	0.394	0.419
h	0.30	0.50	0.012	0.020
L	0.60	1.00	0.024	0.039
Q1	0.97	1.07	0.038	0.042

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH.

Figure 44. 18-Pin SOIC Package Diagram


## **ORDERING INFORMATION**

Standard Temperature		
18-Pin DIP	Z8E00110SSC	
18-Pin SOIC	Z8E00110HSC	
20-Pin SSOP	Z8E00110PSC	
Extended Temperature		
18-Pin DIP	Z8E00110PEC	
18-Pin SOIC	Z8E00110SEC	
20-Pin SSOP	Z8E00110HEC	

For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Codes	
Preferred Package	P = Plastic DIP
Longer Lead Time	S = SOIC
	H = SSOP
<b>Preferred Temperature</b>	S = 0°C to +70°C
	E = -40°C to +105°C
Speed	10 = 10 MHz
Environmental	C = Plastic Standard

## Example:



#### **Pre-Characterization Product:**

The product represented by this document is newly introduced and ZiLOG has not completed the full characterization of the product. The document states what ZiLOG knows about this product at this time, but additional features or non-conformance with some aspects of the document may be found, either by ZiLOG or its customers in the course of further application and characterization work. In addition, ZiLOG cautions that delivery may be uncertain at times, due to start-up yield issues.

#### **Development Projects:**

Customer is cautioned that while reasonable efforts will be employed to meet performance objectives and milestone dates, development is subject to unanticipated problems and delays. No production release is authorized or committed until the Customer and ZiLOG have agreed upon a Product Specification for this project.

#### Low Margin:

Customer is advised that this product does not meet ZiLOG's internal guardbanded test policies for the specification requested and is supplied on an exception basis. Customer is cautioned that delivery may be uncertain and that, in addition to all other limitations on ZiLOG liability stated on the front and back of the

acknowledgement, ZiLOG makes no claim as to quality and reliability under the document. The product remains subject to standard warranty for replacement due to defects in materials and workmanship.

©1999 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE.

Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

ZiLOG, Inc. 910 East Hamilton Avenue, Suite 110 Campbell, CA 95008 Telephone (408) 558-8500 FAX 408 558-8300

Internet: <a href="http://www.zilog.com">http://www.zilog.com</a>