

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	10MHz
Connectivity	-
Peripherals	PWM, WDT
Number of I/O	13
Program Memory Size	1KB (1K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	64 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	18-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8e00110sec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Figure 2. EPROM Programming Mode Block Diagram

## **PIN DESCRIPTION**



#### Figure 3. 18-Pin DIP/SOIC Pin Identification/EPROM Programming Mode

EPROM Programming Mode					
Pin #	Symbol	Function	Direction		
1	PGM	Prog Mode	Input		
2–4	GND	Ground			
5	ADCLR/V <sub>PP</sub>	Clear Clk./Prog Volt.	Input		
6-9	D7–D4	Data 7,6,5,4	Input/Output		
10–13	D3–D0	Data 3,2,1,0	Input/Output		
14	V <sub>DD</sub>	Power Supply			
15	GND	Ground			
16	NC	No Connection			
17	XTAL1	1MHz Clock	Input		
18	ADCLK	Address Clock	Input		






Figure 6. 20-Pin SSOP Pin Identification/EPROM Programming Mode

EPROM P	rogramming Mode			
Pin #	Symbol	Function	Direction	
1	PGM	Prog Mode	Input	
2–4	GND	Ground		
5	ADCLR/V <sub>PP</sub>	Clear Clk./Prog Volt.	Input	
6	NC	No Connection		
7–10	D7–D4	Data 7,6,5,4	Input/Output	
11–14	D3-D0	Data 3,2,1,0	Input/Output	
15	NC	No Connection		
16	V <sub>DD</sub>	Power Supply		
17	GND	Ground		
18	NC	No Connection		
19	XTAL1	1MHz Clock	Input	
20	ADCLK	Address Clock	Input	

## ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-65	+150	С	
Voltage on any Pin with Respect to V <sub>SS</sub>	-0.6	+7	V	1
Voltage on $V_{DD}$ Pin with Respect to $V_{SS}$	-0.3	+7	V	
Voltage on RESET Pin with Respect to V <sub>SS</sub>	-0.6	V <sub>DD</sub> +1	V	2
Total Power Dissipation		880	mW	
Maximum Allowable Current out of V <sub>SS</sub>		80	mA	
Maximum Allowable Current into V <sub>DD</sub>		80	mA	
Maximum Allowable Current into an Input Pin	-600	+600	mA	3
Maximum Allowable Current into an Open-Drain Pin	-600	+600	mA	4
Maximum Allowable Output Current Sunk by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sunk by Port A		40	mA	
Maximum Allowable Output Current Sourced by Port A		40	mA	
Maximum Allowable Output Current Sunk by Port B		40	mA	
Maximum Allowable Output Current Sourced by Port B		40	mA	

Notes:

1. Applies to all pins except the  $\overline{\text{RESET}}$  pin and where otherwise noted.

2. There is no input protection diode from pin to  $V_{\text{DD}}$ .

3. Excludes XTAL pins.

4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period can affect device reliability. Total power dissipation should not exceed 880 mW for the package. Power dissipation is calculated as follows:

 $\begin{array}{l} \mbox{Total Power Dissipation} \ = \ V_{DD} \ x \ [I_{DD} \ - \ (sum \ of \ I_{OH})] \\ \ + \ sum \ of \ [(V_{DD} \ - \ V_{OH}) \ x \ I_{OH}] \\ \ + \ sum \ of \ (V_{0L} \ x \ I_{0L}) \end{array}$ 

# STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).




Figure 7. Test Load Diagram

## CAPACITANCE

 $T_A = 25^{\circ}C$ ,  $V_{CC} = GND = 0V$ , f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

			- /	C to +70°C emperatures	2			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Мах	Typical <sup>2</sup> @ 25°C	Units	Conditions	Notes
I <sub>CC</sub>	Supply Current	3.5V		2.5	2.0	mA	@ 10 MHz	4,5
		5.5V		6.0	3.5	mA	@ 10 MHz	4,5
I <sub>CC1</sub>	Standby Current	3.5V		2.0	1.0	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	4,5
		5.5V		4.0	2.5	mA	HALT Mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	4,5
I <sub>CC2</sub>	Standby Current	3.5V		500	150	nA	STOP Mode $V_{IN}$ = 0V, $V_{CC}$	6

#### Table 1. DC Electrical Characteristics (Continued)

#### Notes:

1. The V<sub>CC</sub> voltage specification of 3.5V guarantees 3.5V and the V<sub>CC</sub> voltage specification of 5.5 V guarantees 5.0 V  $\pm$ 0.5 V. 2. Typical values are measured at V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND. 3. For analog comparator input when analog comparator is enabled.

4. All outputs unloaded and all inputs are at  $V_{CC} \mbox{ or } V_{SS}$  level.

5. CL1 = CL2 = 22 pF.

6. Same as note 4 except inputs at  $V_{CC}$ .

## **RESET PIN OPERATION** (Continued)

## Table 4. Control and Peripheral Registers (Continued)

Bits										
Register (HEX)	Register Name	7	6	5	4	3	2	1	0	Comments
D7	Port B Special Function	0	0	0	0	0	0	0	0	Deac <u>tivates</u> all port special functions after RESET
D6	Port B Directional Control	0	0	0	0	0	0	0	0	Defin <u>es all b</u> its as inputs in PortB after RESET
D5	Port B Output	U	U	U	U	U	U	U	U	Output register not affected by RESET
D4	Port B Input	U	U	U	U	U	U	U	U	Current sample of the input pin following RESET
D3	Port A Special Function	0	0	0	0	0	0	0	0	Deactivates all port special functions after RESET
D2	Port A Directional Control	0	0	0	0	0	0	0	0	Defin <u>es all b</u> its as inputs in PortA after RESET
D1	Port A Output	U	U	U	U	U	U	U	U	Output register not affected by RESET
D0	Port A Input	U	U	U	U	U	U	U	U	Current s <u>ample o</u> f the input pin following RESET
CF	Reserved									
CE	Reserved									
CD	T1VAL	U	U	U	U	U	U	U	U	
CC	T0VAL	U	U	U	U	U	U	U	U	
СВ	T3VAL	U	U	U	U	U	U	U	U	
CA	T2VAL	U	U	U	U	U	U	U	U	
C9	T3AR	U	U	U	U	U	U	U	U	
C8	T2AR	U	U	U	U	U	U	U	U	
C7	T1ARHI	U	U	U	U	U	U	U	U	
C6	T0ARHI	U	U	U	U	U	U	U	U	
C5	T1ARLO	U	U	U	U	U	U	U	U	
C4	T0ARLO	U	U	U	U	U	U	U	U	
C3	WDTHI	1	1	1	1	1	1	1	1	
C2	WDTLO	1	1	1	1	1	1	1	1	
C1	TCTLHI	1	1	1	1	1	0	0	0	WDT Enabled in HALT Mode, WDT timeout at maximum value, STOP Mode disabled
C0	TCTLLO	0	0	0	0	0	0	0	0	All standard timers are disabled

# **RESET PIN OPERATION** (Continued)




Figure 11. Z8E001 Reset Circuitry with WDT and SMR

## Z8E001 WATCH-DOG TIMER (WDT)


The WDT is a retriggerable one-shot 16-bit timer that resets the Z8E001 if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer timeout periods required in applications, the watchdog timer is only updated every 64th clock cycle. When operating in the RUN or HALT Modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H and setting the WDT flag to a one state. Coming out of RESET, the WDT is fully enabled with its timeout value set at the maximum value, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction, reinitialize the watchdog timer registers (C2H and C3H), to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after RESET, and if the device enters Stop mode.

The WDT instruction should be executed often enough to provide some margin before allowing the WDT registers to

get near 0. Because the WDT timeout periods are relatively long, a WDT reset will occur in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

The WDT and SMR flags are the only flags that are affected by the external RESET pin. RESET clears both the WDT and SMR flags. A WDT timeout sets the WDT flag. The STOP instruction sets the SMR flag. This behavior enables software to determine whether a pin RESET occurred, or whether a WDT timeout occurred, or whether a return from STOP Mode occurred. Reading the WDT and SMR flags does not reset it to zero, the user must clear it via software.

**Note:** Failure to clear the SMR flag can result in undefined behavior.





The STOP Mode provides the lowest possible device standby current. This instruction turns off the on-chip oscillator and internal system clock.

To enter the STOP Mode, the Z8E001 only requires a STOP instruction. It is NOT necessary to execute a NOP instruction immediately before the STOP instruction.

6F STOP ;enter STOP Mode

The <u>STOP Mode</u> is exited by any one of the following resets: RESET pin or a STOP-Mode Recovery source. Upon reset generation, the processor always restarts the application program at address 0020H, and the STOP Mode Flag is set. Reading the STOP Mode Flag does not clear it. The user must clear the STOP Mode Flag with software.

**Note:** Failure to clear the STOP Mode Flag can result in undefined behavior.

The Z8E001 provides a dedicated STOP-Mode Recovery (SMR) circuit. In this case, a low-level applied to input pin PB0 triggers an SMR. To use this mode, pin PB0 (I/O Port B, bit 0) must be configured as an input before the STOP Mode is entered. The Low level on PB0 must be held for a minimum pulse width  $T_{WSM}$  plus any oscillator startup time. Program execution starts at address 20Hex after PB0 is raised back to a high level.


**Notes:** Use of the PB0 input for the stop mode recovery does not initialize the control registers.

The STOP Mode current  $(I_{CC2})$  is minimized when:

- V<sub>CC</sub> is at the low end of the devices operating range.
- Output current sourcing is minimized.
- All inputs (digital and analog) are at the Low or High rail voltages.

# CLOCK

The Z8E001 MCU derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a glitch filter, a divide-by-two shaping circuit, a divide-by-four shaping circuit, and a divide-by-eight shaping circuit. Figure 13 illustrates the clock circuitry. The oscillator's input is XTAL1 and its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, LC clock, or an external clock source.







• V<sub>CC</sub> power lines should be separated from the clock oscillator input circuitry.


ZiLOG

Resistivity between XTAL1 or XTAL2 (and the other pins) should be greater than  $10 \text{ M}\Omega$ .



Clock Generator Circuit







## **Crystals and Resonators**

Crystals and ceramic resonators (Figure 16) should have the following characteristics to ensure proper oscillation:

Crystal Cut	AT (crystal only)
Mode	Parallel, Fundamental Mode
Crystal Capacitance	<7pF
Load Capacitance	10pF < CL < 220 pF,
	15 typical
Resistance	100 ohms max

Depending on the operation frequency, the oscillator can require additional capacitors, C1 and C2, as shown in Figure 16 and Figure 17. The capacitance values are dependent on the manufacturer's crystal specifications.

## TIMERS (Continued)

at any time, and will have no effect on the functionality of the timer.

If a timer pair is defined to operate as a single 16-bit entity, the entire 16-bit value must reach 0 before an interrupt is generated. In this case, a single interrupt is generated, and the interrupt corresponds to the even 8-bit timer.

**Example:** Timers T2 and T3 are cascaded to form a single 16bit timer, so the interrupt for the combined timer is defined to be that of timer T2 rather than T3. When a timer pair is specified to act as a single 16-bit timer, the even timer registers in the pair (timer T0 or T2) is defined to hold the timer's least significant byte. In contrast, the odd timer in the pair holds the timer's most significant byte.

In parallel with the posting of the interrupt request, the interrupting timer's count value is initialized by copying the contents of the auto-initialization value register to the count value register. It should be noted that any time that a timer pair is defined to act as a single 16-bit timer, that the autoreload function is performed automatically. All 16-bit timers continue counting while their interrupt requests are active, and each operates in a free-running manner.

If interrupts are disabled for a long period of time, it is possible for the timer to decrement to 0 again before its initial interrupt has been responded to. This condition is termed a degenerate case, and hardware is not required to detect it.

When the timer control register is written, all timers that are enabled by the write begins counting using the value that is held in the count register. In this case, an auto-initialization is not performed. All timers can receive an internal clock source only. Each timer that is enabled is updated every 8th XTAL clock cycle.

If T0 and T1 are defined to work independently, then each works as an 8-bit timer with a single auto-initialization register (T0ARLO for T0, and T1ARLO for T1). Each timer asserts its predefined interrupt when it times out, optionally performing the auto-initialization function. If T0 and T1 are cascaded to form a single 16-bit timer, then the single 16bit timer is capable of performing as a Pulse-Width Modulator (PWM). This timer is referred to as T01 to distinguish it as having special functionality that is not available when T0 and T1 act independently.

When T01 is enabled, it can use a pair of 16-bit auto-initialization registers. In this mode, one 16-bit auto-initialization value is composed of the concatenation of T1ARLO and T0ARLO. The second auto-initialization value is composed of the concatenation of T1ARHI and T0ARHI. When T01 times out, it alternately initializes its count value using the LO auto-init pair, followed by the HI auto-init pair. This functionality corresponds to a PWM, where the T1 interrupt defines the end of the HI section of the waveform, and the T0 interrupt marks the end of the LO portion of the PWM waveform.

To use the cascaded timers as a PWM, one must initialize the T0 and T1 count registers to work in conjunction with the port pin. The user should initialize the T0 and T1 count registers to the PWM\_HI auto-init value to obtain the required PWM behavior. The PWM is arbitrarily defined to use the LO autoreload registers first, implying that it had just timed out after beginning in the HI portion of the PWM waveform. As such, the PWM is defined to assert the T1 interrupt after the first timeout interval.


After the auto-initialization has been completed, decrementing occurs for the number of counts defined by the PWM\_LO registers. When decrementing again reaches 0, the T0 interrupt is asserted; and auto-init using the PWM\_HI registers occurs. Decrementing occurs for the number of counts defined by the PWM\_HI registers until reaching 0. From there, the T1 interrupt is asserted, and the cycle begins again.

The internal timers can be used to trigger external events by toggling the PB1 output when generating an interrupt. This functionality can only be achieved in conjunction with the port unit defining the appropriate pin as an output signal with the timer output special function enabled. In this mode, the appropriate port output is toggled when the timer count reaches 0, and continues toggling each time that the timer times out.


## $\mathbf{T}_{OUT}$ Mode


The PortB special function register PTBSFR (0D7H) (Figure 23) is used in conjunction with the Port B directional control register PTBDIR (0D6) (Figure 24) to configure PB1 for  $T_{OUT}$  operation for timer0. In order for  $T_{OUT}$  to function, PB1 must be defined as an output line by setting PTBDIR bit 1 to 1. Configured in this way, PB1 has the capability of being a clock output for timer0, toggling the PB1 output pin on each timer0 timeout.

At end-of-count, the interrupt request line IRQ0, clocks a toggle flip-flop. The output of this flip-flop drives the  $T_{OUT}$  line, PB1. In all cases, when timer0 reaches its end-of-count,  $T_{OUT}$  toggles to its opposite state (Figure 25). If, for example, timer0 is in Continuous Counting Mode,  $T_{OUT}$  has a 50 percent duty cycle output. This duty cycle can easily be controlled by varying the initial values after each end-of-count.












Figure 25. Timer T0 Output Through T<sub>OUT</sub>

## **RESET CONDITIONS**

After a hardware RESET, the timers are disabled. See Table 4 for timer <u>control</u>, value, and auto-initialization register status after RESET.

## I/O PORTS

The Z8E001 has 13 lines dedicated to input and output. These lines are grouped into two ports known as Port A and Port B. Port A is an 8-bit port, bit programmable as either inputs or outputs. Port B can be programmed to provide standard input/output or the following special functions: timer0 output, comparator input, SMR input, and external interrupt inputs.

All ports have push-pull CMOS outputs. In addition, the outputs of Port A on a bit-wise basis can be configured for open-drain operation. The ports operate on a bit-wise basis. As such, the register values for/at a given bit position only affect the bit in question.

Each port is defined by a set of four control registers. See Figure 27.

# Directional Control and Special Function Registers

Each port on the Z8E001 has a dedicated Directional Control Register that determines (on a bit-wise basis) whether a given port bit operates as either an input or an output.

Each port on the Z8E001 has a Special Function Register that, in conjunction with the Directional Control Register, implements (on a bit-wise basis), any special functionality that can be defined for each particular port bit.

## **READ/WRITE OPERATIONS**

The control for each port is done on a bit-wise basis. All bits are capable of operating as inputs or outputs, depending upon the setting of the port's Directional Control Register. If configured as an input, each bit is provided a Schmitttrigger. The output of the Schmitt-trigger is latched twice to perform a synchronization function, and the output of the synchronizer is fed to the port input register, which can be read by software.

A write to a port input register has the effect of updating the contents of the input register, but subsequent reads do not necessarily return the same value that was written. If the bit in question is defined as an input, the input register for that bit position contains the current synchronized input value. Thus, writes to that bit position is overwritten on the next clock cycle with the newly sampled input data. However, if the particular port bit is programmed as an output, the input register for that bit retains the software-updated value. The port bits that are programmed as outputs do not sample the value being driven out.

Any bit in either port can be defined as an output by setting the appropriate bit in the directional control register. If such is the case, the value held in the appropriate bit of the port output register is driven directly onto the output pin.

#### Table 7. Z8E001 I/O Ports Registers

Register	Address	Identifier
Port B Special Function	OD7H	PTBSFR
Port B Directional Control	0D6H	PTBDIR
Port B Output Value	0D5H	PTBOUT
Port B Input Value	0D4H	PTBIN
Port A Special Function	0D3H	PTASFR
Port A Directional Control	0D2H	PTADIR
Port A Output Value	0D1H	PTAOUT
Port A Input Value	0D0H	PTAIN

## Input and Output Value Registers

Each port has an Output Value Register and a pF Input Value Register. For port bits configured as an input by means of the Directional Control Register, the Input Value Register for that bit position contains the current synchronized input value.

For port bits configured as an output by means of the Directional Control Register, the value held in the corresponding bit of the Output Value Register is driven directly onto the output pin. The opposite register bit for a given pin (the output register bit for an input pin and the input register bit for an output pin) holds their previous value. These bits are not changed and don't have any effect on the hardware.

## PORT B-PIN 2 CONFIGURATION




Figure 35. Port B Pin 2 Diagram

## PORT B—PINS 3 AND 4 CONFIGURATION







Figure 36. Port B Pins 3 and 4 Diagram


## PORT B CONTROL REGISTERS














## PORT B CONTROL REGISTERS (Continued)




Figure 40. Port B Special Function Register

## **I/O PORT RESET CONDITIONS**

## **Full Reset**

<u>Port A and Port B output value registers are not affected by RESET.</u>

On RESET, the Port A and Port B directional control registers is cleared to all zeros, which defines all pins in both ports as inputs.

On RESET, the directional control registers redefine all pins as inputs, and the Port A and Port B input value registers

overwrites the previously held data with the current sample of the input pins.

On RESET, the Port A and Port B special function registers is cleared to all zeros, which deactivates all port special functions.

**Note:** The SMR and WDT timeout events are NOT full device resets. The port control registers are not affected by either of these events.

## ANALOG COMPARATOR

The Z8E001 includes one on-chip analog comparator. Pin PB4 has a comparator front end. The comparator reference voltage is on pin PB3.

## **Comparator Description**

The on-chip comparator can process an analog signal on PB4 with reference to the voltage on PB3. The analog function is enabled by programming the Port B Special Function Register bits 3 and 4.

When the analog comparator function is enabled, bit 4 of the input register is defined as holding the synchronized output of the comparator, while bit 3 retains a synchronized sample of the reference input.

If the interrupts for PB4 are enabled when the comparator special function is selected, the output of the comparator generates interrupts.

## **COMPARATOR OPERATION**

The comparator output reflects the relationship between the analog input to the reference input. If the voltage on the analog input is higher than the voltage on the reference input, then the comparator output is at a High state. If the voltage on the analog input is lower than the voltage on the reference input, then the analog output will be at a Low state.

## **Comparator Definitions**

#### **V**ICR

The usable voltage range for the positive input and reference input is called the common mode voltage range ( $V_{ICR}$ ).

**Note:** The comparator is not guaranteed to work if the input is outside of the  $V_{ICR}$  range.

#### VOFFSET

The absolute value of the voltage between the positive input and the reference input required to make the comparator output voltage switch is the input offset voltage ( $V_{OFFSET}$ ).

#### Ι<sub>ΙΟ</sub>

For the CMOS voltage comparator input, the input offset current  $(I_{IO})$  is the leakage current of the CMOS input gate.

## HALT Mode

The analog comparator is functional during HALT Mode. If the interrupts are enabled, an interrupt generated by the comparator will cause a return from HALT Mode.

## **STOP Mode**

The analog comparator is disabled during STOP Mode. The comparator is powered down to prevent it from drawing any current.

## **ORDERING INFORMATION**

#### **Standard Temperature**

18-Pin DIP	Z8E00110SSC
18-Pin SOIC	Z8E00110HSC
20-Pin SSOP	Z8E00110PSC
Extended Temperature	
18-Pin DIP	Z8E00110PEC
18-Pin SOIC	Z8E00110SEC
20-Pin SSOP	Z8E00110HEC


For fast results, contact your local ZiLOG sales office for assistance in ordering the part(s) required.

Codes	
Preferred Package	P = Plastic DIP
Longer Lead Time	S = SOIC
	H = SSOP
Preferred Temperature	S = 0°C to +70°C
	E = -40°C to +105°C
Speed	10 = 10 MHz
Environmental	C = Plastic Standard

Example:

Z 8E001 10 P S C

is a Z86E001, 10 MHz, DIP, 0° to +70°C, Plastic Standard Flow



Temperature Package

Product Number

ZiLOG Prefix