



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	AVR
Core Size	32-Bit Single-Core
Speed	60MHz
Connectivity	I <sup>2</sup> C, IrDA, SPI, SSC, UART/USART, USB
Peripherals	Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number of I/O	44
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16К х 8
Voltage - Supply (Vcc/Vdd)	1.65V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at32uc3b064-z2ut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1. Description

The AT32UC3B is a complete System-On-Chip microcontroller based on the AVR32 UC RISC processor running at frequencies up to 60 MHz. AVR32 UC is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density and high performance.

The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller for supporting modern operating systems and real-time operating systems.

Higher computation capability is achieved using a rich set of DSP instructions.

The AT32UC3B incorporates on-chip Flash and SRAM memories for secure and fast access.

The Peripheral Direct Memory Access controller enables data transfers between peripherals and memories without processor involvement. PDCA drastically reduces processing overhead when transferring continuous and large data streams between modules within the MCU.

The Power Manager improves design flexibility and security: the on-chip Brown-Out Detector monitors the power supply, the CPU runs from the on-chip RC oscillator or from one of external oscillator sources, a Real-Time Clock and its associated timer keeps track of the time.

The Timer/Counter includes three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

The PWM modules provides seven independent channels with many configuration options including polarity, edge alignment and waveform non overlap control. One PWM channel can trigger ADC conversions for more accurate close loop control implementations.

The AT32UC3B also features many communication interfaces for communication intensive applications. In addition to standard serial interfaces like USART, SPI or TWI, other interfaces like flexible Synchronous Serial Controller and USB are available. The USART supports different communication modes, like SPI mode.

The Synchronous Serial Controller provides easy access to serial communication protocols and audio standards like I<sup>2</sup>S, UART or SPI.

The Full-Speed USB 2.0 Device interface supports several USB Classes at the same time thanks to the rich End-Point configuration. The Embedded Host interface allows device like a USB Flash disk or a USB printer to be directly connected to the processor.

Atmel offers the QTouch library for embedding capacitive touch buttons, sliders, and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and included fully debounced reporting of touch keys and includes Adjacent Key Suppression<sup>®</sup> (AKS<sup>®</sup>) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop, and debug your own touch applications.

AT32UC3B integrates a class 2+ Nexus 2.0 On-Chip Debug (OCD) System, with non-intrusive real-time trace, full-speed read/write memory access in addition to basic runtime control. The Nanotrace interface enables trace feature for JTAG-based debuggers.



# 4. Package and Pinout

## 4.1 Package

The device pins are multiplexed with peripheral functions as described in the Peripheral Multiplexing on I/O Line section.



Figure 4-1. TQFP64 / QFN64 Pinout



Table 4-4.Oscillator pinout

QFP48 pin	QFP64 pin	Pad	Oscillator pin
30	39	PA18	XIN0
	41	PA28	XIN1
22	30	PA11	XIN32
31	40	PA19	XOUT0
	42	PA29	XOUT1
23	31	PA12	XOUT32

## 4.3 High Drive Current GPIO

Ones of GPIOs can be used to drive twice current than other GPIO capability (see Electrical Characteristics section).

Table 4-5.High Drive Current GPIO

GPIO Name
PA20
PA21
PA22
PA23

# 5. Signals Description

The following table gives details on the signal name classified by peripheral.

Table 5-1.Signal Description List

Signal Name	Function	Туре	Active Level	Comments
	Power			
VDDPLL	PLL Power Supply	Power Input		1.65V to 1.95 V
VDDCORE	Core Power Supply	Power Input		1.65V to 1.95 V
VDDIO	I/O Power Supply	Power Input		3.0V to 3.6V
VDDANA	Analog Power Supply	Power Input		3.0V to 3.6V
VDDIN	Voltage Regulator Input Supply	Power Input		3.0V to 3.6V



Refer to Section 9.3 on page 38 for decoupling capacitors values and regulator characteristics.

For decoupling recommendations for VDDIO, VDDANA, VDDCORE and VDDPLL, please refer to the Schematic checklist.

#### 5.6.2.2 Dual Power Supply

In case of dual power supply, VDDIN and VDDOUT should be connected to ground to prevent from leakage current.

To avoid over consumption during the power up sequence, VDDIO and VDDCORE voltage difference needs to stay in the range given Figure 5-3.



#### Figure 5-3. VDDIO versus VDDCORE during power up sequence

#### 5.6.3 Analog-to-Digital Converter (ADC) reference.

The ADC reference (ADVREF) must be provided from an external source. Two decoupling capacitors must be used to insure proper decoupling.

Figure 5-4. ADVREF Decoupling



Refer to Section 9.4 on page 38 for decoupling capacitors values and electrical characteristics.

In case ADC is not used, the ADVREF pin should be connected to GND to avoid extra consumption.



## 6.4 Programming Model

#### 6.4.1 Register File Configuration

The AVR32UC register file is shown below.



#### Figure 6-3. The AVR32UC Register File

#### 6.4.2 Status Register Configuration

The Status Register (SR) is split into two halfwords, one upper and one lower, see Figure 6-4 on page 22 and Figure 6-5 on page 23. The lower word contains the C, Z, N, V, and Q condition code flags and the R, T, and L bits, while the upper halfword contains information about the mode and state the processor executes in. Refer to the *AVR32 Architecture Manual* for details.







# 9.3 Regulator Characteristics

#### Table 9-2. Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>VDDIN</sub>	Supply voltage (input)		3	3.3	3.6	V
V <sub>VDDOUT</sub>	Supply voltage (output)		1.70	1.8	1.85	V
I <sub>OUT</sub>	Maximum DC output current	V <sub>VDDIN</sub> = 3.3V			100	mA
I <sub>SCR</sub>	Static Current of internal regulator	Low Power mode (stop, deep stop or static) at $T_A = 25^{\circ}C$		10		μA

#### Table 9-3. Decoupling Requirements

Symbol	Parameter	Conditions	Тур.	Technology	Unit
C <sub>IN1</sub>	Input Regulator Capacitor 1		1	NPO	nF
C <sub>IN2</sub>	Input Regulator Capacitor 2		4.7	X7R	μF
C <sub>OUT1</sub>	Output Regulator Capacitor 1		470	NPO	pF
C <sub>OUT2</sub>	Output Regulator Capacitor 2		2.2	X7R	μF

# 9.4 Analog Characteristics

#### 9.4.1 ADC Reference

#### Table 9-4. Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V <sub>ADVREF</sub>	Analog voltage reference (input)		2.6		3.6	V

#### Table 9-5. Decoupling Requirements

Symbol	Parameter	Conditions	Тур.	Technology	Unit
C <sub>VREF1</sub>	Voltage reference Capacitor 1		10	NPO	nF
C <sub>VREF2</sub>	Voltage reference Capacitor 2		1	NPO	uF

#### 9.4.2 BOD

#### Table 9-6. BOD Level Values

Symbol	Parameter Value	Conditions	Min.	Тур.	Max.	Unit
BODLEVEL	00 0000b			1.44		V
	01 0111b			1.52		V
	01 1111b			1.61		V
	10 0111b			1.71		V

Table 9-6 describes the values of the BODLEVEL field in the flash FGPFR register.



AT32UC3B

## 9.5 Power Consumption

The values in Table 9-10, Table 9-11 on page 43 and Table 9-12 on page 44 are measured values of power consumption with operating conditions as follows:

$$\cdot V_{DDIO} = V_{DDANA} = 3.3V$$

 $\cdot V_{\text{DDCORE}} = V_{\text{DDPLL}} = 1.8V$ 

•TA = 25°C, TA = 85°C

•I/Os are configured in input, pull-up enabled.

Figure 9-5. Measurement Setup



The following tables represent the power consumption measured on the power supplies.



#### 9.5.1 Power Consumtion for Different Sleep Modes

Table 9-10.Power Consumption for Different Sleep Modes for AT32UC3B064, AT32UC3B0128, AT32UC3B0256,<br/>AT32UC3B164, AT32UC3B1128, AT32UC3B1256

Mode	Conditions		Тур.	Unit
Active	<ul> <li>- CPU running a recursive Fibonacci Algorithm from f PLL0 at f MHz.</li> <li>- Voltage regulator is on.</li> <li>- XIN0: external clock. Xin1 Stopped. XIN32 stopped.</li> </ul>	lash and clocked from	0.3xf(MHz)+0.443	mA/MHz
	<ul> <li>All peripheral clocks activated with a division by 8.</li> <li>GPIOs are inactive with internal pull-up, JTAG uncor up and Input pins are connected to GND</li> </ul>	nnected with external pull-		
	Same conditions at 60 MHz		18.5	mA
Idla	See Active mode conditions		0.117xf(MHz)+0.28	mA/MHz
lule	Same conditions at 60 MHz		7.3	mA
Frazan	See Active mode conditions		0.058xf(MHz)+0.115	mA/MHz
FIOZEII	Same conditions at 60 MHz		3.6	mA
Chandhu	See Active mode conditions		0.042xf(MHz)+0.115	mA/MHz
Standby	Same conditions at 60 MHz		Typ.         0.3xf(MHz)+0.443         18.5         0.117xf(MHz)+0.28         7.3         0.058xf(MHz)+0.115         3.6         0.042xf(MHz)+0.115         2.7         37.8         24.9         13.9         8.9	mA
Stop	<ul> <li>CPU running in sleep mode</li> <li>XIN0, Xin1 and XIN32 are stopped.</li> <li>All peripheral clocks are desactived.</li> <li>GPIOs are inactive with internal pull-up, JTAG uncor up and Input pins are connected to GND.</li> </ul>	nnected with external pull-	37.8	μA
Deepstop	See Stop mode conditions		24.9	μA
Otatia		Voltage Regulator On	13.9	μA
Static	See Stop mode conditions	Voltage Regulator Off	8.9	μA

Notes: 1. Core frequency is generated from XIN0 using the PLL so that 140 MHz <  $f_{PLL0}$  < 160 MHz and 10 MHz <  $f_{XIN0}$  < 12 MHz.

#### Table 9-11. Power Consumption for Different Sleep Modes for AT32UC3B0512, AT32UC3B1512

Mode	Conditions	Тур.	Unit
Active	<ul> <li>CPU running a recursive Fibonacci Algorithm from flash and clocked from PLL0 at f MHz.</li> <li>Voltage regulator is on.</li> <li>XIN0: external clock. Xin1 Stopped. XIN32 stopped.</li> <li>All peripheral clocks activated with a division by 8.</li> <li>GPIOs are inactive with internal pull-up, JTAG unconnected with external pull-up and Input pins are connected to GND</li> </ul>	0.359xf(MHz)+1.53	mA/MHz
	Same conditions at 60 MHz	24	mA
Idlo	See Active mode conditions	0.146xf(MHz)+0.291	mA/MHz
luie	Same conditions at 60 MHz	9	mA



# 9.7 Oscillator Characteristics

The following characteristics are applicable to the operating temperature range:  $T_A = -40^{\circ}C$  to 85°C and worst case of power supply, unless otherwise specified.

#### 9.7.1 Slow Clock RC Oscillator

#### Table 9-16. RC Oscillator Frequency

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
		Calibration point: $T_A = 85^{\circ}C$		115.2	116	KHz
F <sub>RC</sub>	RC Oscillator Frequency	T <sub>A</sub> = 25°C		112		KHz
		$T_A = -40^{\circ}C$	105	108		KHz

#### 9.7.2 32 KHz Oscillator

#### Table 9-17. 32 KHz Oscillator Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
1//+	Occillator Fraguenov	External clock on XIN32			30	MHz
1/(t <sub>CP32KHz</sub> )	Oscillator Frequency	Crystal		32 768		Hz
CL	Equivalent Load Capacitance		6		12.5	pF
ESR	Crystal Equivalent Series Resistance				100	KΩ
t <sub>st</sub>	Startup Time	$C_{L} = 6pF^{(1)}$ $C_{L} = 12.5pF^{(1)}$			600 1200	ms
t <sub>CH</sub>	XIN32 Clock High Half-period		0.4 t <sub>CP</sub>		0.6 t <sub>CP</sub>	
t <sub>CL</sub>	XIN32 Clock Low Half-period		0.4 t <sub>CP</sub>		0.6 t <sub>CP</sub>	
C <sub>IN</sub>	XIN32 Input Capacitance				5	рF
	Current Consumption	Active mode			1.8	μA
OSC	Current Consumption	Standby mode			0.1	μA

Note: 1.  $C_L$  is the equivalent load capacitance.



# 9.11 SPI Characteristics



**Figure 9-7.** SPI Master mode with (CPOL = NCPHA = 0) or (CPOL= NCPHA= 1)

Figure 9-8. SPI Master mode with (CPOL=0 and NCPHA=1) or (CPOL=1 and NCPHA=0)









#### Figure 10-2. TQFP-48 package drawing

DRAWINGS NOT SCALED



0.102 max. LEAD COPLANARITY

DETAIL VIEW

SYMBOL	MIN	NOM	МАХ	NOTE
А			1.20	
A1	0.05		0.15	
A2	0.95		1.05	
с	0.09		0.20	
D/E	9	9.00 BS	2	
D1/E1		7.00 BSC	2	
L	0.45		0.75	
b	0.17		0.27	
e	(	0.50 BS0	2	

Notes : 1. This drawing is for general information only. Refer to JEDEC Drawing MS-026, Variation ABC.
 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.

3. Lead coplanarity is 0.10mm maximum.

#### Device and Package Maximum Weight Table 10-5.

Weight	100 mg

#### Table 10-6. Package Characteristics

Moisture	Sensitivity	/ Level
monorune	OCHORINE	

Jedec J-STD-20D-MSL3

#### Table 10-7. Package Reference

JEDEC Drawing Reference	MS-026
JESD97 Classification	e3



# AT32UC3B

#### Figure 10-4. QFN-48 package drawing



Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-220, Variation VKKD-4, for proper dimensions, tolerances, datums, etc. 2. Dimension b applies to metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. If the terminal has the optical radius on the other end of the terminal, the dimension should not be measured in that radius area.

Table 10-11.	Device and	Package	Maximum	Weight
	Device una	i uonugo	Maximum	vvoigni

Weight	100 mg
Table 10-12.         Package Characteristics	
Moisture Sensitivity Level	Jedec J-STD-20D-MSL3
Table 10-13.         Package Reference	
JEDEC Drawing Reference	M0-220
JESD97 Classification	e3



fer is started and a receive buffer is available, write a one to the RTSEN bit in the USART CR so that RTS will be driven low.

#### 4. Corruption after receiving too many bits in SPI slave mode

If the USART is in SPI slave mode and receives too much data bits (ex: 9bitsinstead of 8 bits) by the SPI master, an error occurs. After that, the next reception may be corrupted even if the frame is correct and the USART has been disabled, reset by a soft reset and reenabled.

Fix/Workaround

None.

5. USART slave synchronous mode external clock must be at least 9 times lower in frequency than CLK\_USART

When the USART is operating in slave synchronous mode with an external clock, the frequency of the signal provided on CLK must be at least 9 times lower than CLK\_USART. **Fix/Workaround** 

When the USART is operating in slave synchronous mode with an external clock, provide a signal on CLK that has a frequency at least 9 times lower than CLK\_USART.

#### 6. HMATRIX

#### 7. In the PRAS and PRBS registers, the MxPR fields are only two bits

In the PRAS and PRBS registers, the MxPR fields are only two bits wide, instead of four bits. The unused bits are undefined when reading the registers. **Fix/Workaround** 

Mask undefined bits when reading PRAS and PRBS.

#### - DSP Operations

#### 1. Hardware breakpoints may corrupt MAC results

Hardware breakpoints on MAC instructions may corrupt the destination register of the MAC instruction.

#### Fix/Workaround

Place breakpoints on earlier or later instructions.



15. SSC

#### 16. Additional delay on TD output

A delay from 2 to 3 system clock cycles is added to TD output when: TCMR.START = Receive Start, TCMR.STTDLY = more than ZERO, RCMR.START = Start on falling edge / Start on Rising edge / Start on any edge, RFMR.FSOS = None (input).

Fix/Workaround

None.

#### 17. TF output is not correct

TF output is not correct (at least emitted one serial clock cycle later than expected) when: TFMR.FSOS = Driven Low during data transfer/ Driven High during data transfer TCMR.START = Receive start RFMR.FSOS = None (Input) RCMR.START = any on RF (edge/level) **Fix/Workaround** None.

#### 18. Frame Synchro and Frame Synchro Data are delayed by one clock cycle

The frame synchro and the frame synchro data are delayed from 1 SSC\_CLOCK when:

- Clock is CKDIV
- The START is selected on either a frame synchro edge or a level
- Frame synchro data is enabled
- Transmit clock is gated on output (through CKO field)

#### Fix/Workaround

Transmit or receive CLOCK must not be gated (by the mean of CKO field) when START condition is performed on a generated frame synchro.

#### 19. USB

#### 20. UPCFGn.INTFRQ is irrelevant for isochronous pipe

As a consequence, isochronous IN and OUT tokens are sent every 1ms (Full Speed), or every 125uS (High Speed).

#### Fix/Workaround

For higher polling time, the software must freeze the pipe for the desired period in order to prevent any "extra" token.

- ADC

#### 1. Sleep Mode activation needs additional A to D conversion

If the ADC sleep mode is activated when the ADC is idle the ADC will not enter sleep mode before after the next AD conversion. **Fix/Workaround** 

Activate the sleep mode in the mode register and then perform an AD conversion.

- PDCA

### 1. Wrong PDCA behavior when using two PDCA channels with the same PID Wrong PDCA behavior when using two PDCA channels with the same PID. Fix/Workaround

The same PID should not be assigned to more than one channel.



#### 2. Transfer error will stall a transmit peripheral handshake interface

If a transfer error is encountered on a channel transmitting to a peripheral, the peripheral handshake of the active channel will stall and the PDCA will not do any more transfers on the affected peripheral handshake interface.

Fix/Workaround

Disable and then enable the peripheral after the transfer error.

- 3. TWI
- 4. The TWI RXRDY flag in SR register is not reset when a software reset is performed The TWI RXRDY flag in SR register is not reset when a software reset is performed. Fix/Workaround

After a Software Reset, the register TWI RHR must be read.

#### 5. TWI in master mode will continue to read data

TWI in master mode will continue to read data on the line even if the shift register and the RHR register are full. This will generate an overrun error. **Fix/Workaround** 

To prevent this, read the RHR register as soon as a new RX data is ready.

6. TWI slave behaves improperly if master acknowledges the last transmitted data byte before a STOP condition

In I2C slave transmitter mode, if the master acknowledges the last data byte before a STOP condition (what the master is not supposed to do), the following TWI slave receiver mode frame may contain an inappropriate clock stretch. This clock stretch can only be stopped by resetting the TWI.

#### Fix/Workaround

If the TWI is used as a slave transmitter with a master that acknowledges the last data byte before a STOP condition, it is necessary to reset the TWI before entering slave receiver mode.

#### 7. GPIO

8. PA29 (TWI SDA) and PA30 (TWI SCL) GPIO VIH (input high voltage) is 3.6V max instead of 5V tolerant

The following GPIOs are not 5V tolerant: PA29 and PA30. **Fix/Workaround** None.

- TC

#### 1. Channel chaining skips first pulse for upper channel

When chaining two channels using the Block Mode Register, the first pulse of the clock between the channels is skipped.

#### Fix/Workaround

Configure the lower channel with RA = 0x1 and RC = 0x2 to produce a dummy clock cycle for the upper channel. After the dummy cycle has been generated, indicated by the SR.CPCS bit, reconfigure the RA and RC registers for the lower channel with the real values.



#### 8. The RTS output does not function correctly in hardware handshaking mode

The RTS signal is not generated properly when the USART receives data in hardware handshaking mode. When the Peripheral DMA receive buffer becomes full, the RTS output should go high, but it will stay low.

#### **Fix/Workaround**

Do not use the hardware handshaking mode of the USART. If it is necessary to drive the RTS output high when the Peripheral DMA receive buffer becomes full, use the normal mode of the USART. Configure the Peripheral DMA Controller to signal an interrupt when the receive buffer is full. In the interrupt handler code, write a one to the RTSDIS bit in the USART Control Register (CR). This will drive the RTS output high. After the next DMA transfer is started and a receive buffer is available, write a one to the RTSEN bit in the USART CR so that RTS will be driven low.

#### 9. Corruption after receiving too many bits in SPI slave mode

If the USART is in SPI slave mode and receives too much data bits (ex: 9bitsinstead of 8 bits) by the SPI master, an error occurs. After that, the next reception may be corrupted even if the frame is correct and the USART has been disabled, reset by a soft reset and reenabled.

#### Fix/Workaround

None.

10. USART slave synchronous mode external clock must be at least 9 times lower in frequency than CLK\_USART

When the USART is operating in slave synchronous mode with an external clock, the frequency of the signal provided on CLK must be at least 9 times lower than CLK\_USART. **Fix/Workaround** 

When the USART is operating in slave synchronous mode with an external clock, provide a signal on CLK that has a frequency at least 9 times lower than CLK\_USART.

#### **11. HMATRIX**

#### 12. In the PRAS and PRBS registers, the MxPR fields are only two bits

In the PRAS and PRBS registers, the MxPR fields are only two bits wide, instead of four bits. The unused bits are undefined when reading the registers.

#### Fix/Workaround

Mask undefined bits when reading PRAS and PRBS.

#### - FLASHC

# 1. Reading from on-chip flash may fail after a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands).

After a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands), the following flash read access may return corrupted data. This erratum does not affect write operations to regular flash memory.

#### Fix/Workaround

The flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands) must be issued from internal RAM. After the write operation, perform a dummy flash page write operation (FLASHC WP). Content and location of this page is not important and filling the write buffer with all one (FFh) will leave the current flash content unchanged. It is then safe to read and fetch code from the flash.



## 7. ISO7816 Mode T1: RX impossible after any TX

RX impossible after any TX. **Fix/Workaround** SOFT\_RESET on RX+ Config US\_MR + Config\_US\_CR.

#### 8. The RTS output does not function correctly in hardware handshaking mode

The RTS signal is not generated properly when the USART receives data in hardware handshaking mode. When the Peripheral DMA receive buffer becomes full, the RTS output should go high, but it will stay low.

#### **Fix/Workaround**

Do not use the hardware handshaking mode of the USART. If it is necessary to drive the RTS output high when the Peripheral DMA receive buffer becomes full, use the normal mode of the USART. Configure the Peripheral DMA Controller to signal an interrupt when the receive buffer is full. In the interrupt handler code, write a one to the RTSDIS bit in the USART Control Register (CR). This will drive the RTS output high. After the next DMA transfer is started and a receive buffer is available, write a one to the RTSEN bit in the USART CR so that RTS will be driven low.

#### 9. Corruption after receiving too many bits in SPI slave mode

If the USART is in SPI slave mode and receives too much data bits (ex: 9bitsinstead of 8 bits) by the SPI master, an error occurs. After that, the next reception may be corrupted even if the frame is correct and the USART has been disabled, reset by a soft reset and re-enabled.

#### Fix/Workaround

None.

10. USART slave synchronous mode external clock must be at least 9 times lower in frequency than CLK\_USART

When the USART is operating in slave synchronous mode with an external clock, the frequency of the signal provided on CLK must be at least 9 times lower than CLK\_USART. **Fix/Workaround** 

When the USART is operating in slave synchronous mode with an external clock, provide a signal on CLK that has a frequency at least 9 times lower than CLK\_USART.

#### 11. HMATRIX

#### 12. In the PRAS and PRBS registers, the MxPR fields are only two bits

In the PRAS and PRBS registers, the MxPR fields are only two bits wide, instead of four bits. The unused bits are undefined when reading the registers.

#### Fix/Workaround

Mask undefined bits when reading PRAS and PRBS.

#### - FLASHC

# 1. Reading from on-chip flash may fail after a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands).

After a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands), the following flash read access may return corrupted data. This erratum does not affect write operations to regular flash memory.

#### Fix/Workaround

The flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands) must be issued from internal RAM. After the write operation, perform a dummy flash page write operation (FLASHC WP). Content and location of this page is not important



2. The command Quick Page Read User Page(QPRUP) is not functional The command Quick Page Read User Page(QPRUP) is not functional. Fix/Workaround

None.

- PAGEN Semantic Field for Program GP Fuse Byte is WriteData[7:0], ByteAddress[1:0] on revision B instead of WriteData[7:0], ByteAddress[2:0] PAGEN Semantic Field for Program GP Fuse Byte is WriteData[7:0], ByteAddress[1:0] on revision B instead of WriteData[7:0], ByteAddress[2:0]. Fix/Workaround None.
- 4. Reading from on-chip flash may fail after a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands).

After a flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands), the following flash read access may return corrupted data. This erratum does not affect write operations to regular flash memory.

Fix/Workaround

The flash fuse write operation (FLASHC LP, UP, WGPB, EGPB, SSB, PGPFB, EAGPF commands) must be issued from internal RAM. After the write operation, perform a dummy flash page write operation (FLASHC WP). Content and location of this page is not important and filling the write buffer with all one (FFh) will leave the current flash content unchanged. It is then safe to read and fetch code from the flash.

5.

- RTC

1. Writes to control (CTRL), top (TOP) and value (VAL) in the RTC are discarded if the RTC peripheral bus clock (PBA) is divided by a factor of four or more relative to the HSB clock

Writes to control (CTRL), top (TOP) and value (VAL) in the RTC are discarded if the RTC peripheral bus clock (PBA) is divided by a factor of four or more relative to the HSB clock. **Fix/Workaround** 

Do not write to the RTC registers using the peripheral bus clock (PBA) divided by a factor of four or more relative to the HSB clock.

2. The RTC CLKEN bit (bit number 16) of CTRL register is not available The RTC CLKEN bit (bit number 16) of CTRL register is not available. Fix/Workaround

Do not use the CLKEN bit of the RTC on Rev B.



# 13. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

- 13.1 Rev. L- 01/2012
  - 1. Updated Mechanical Characteristics section.

### 13.2 Rev. K- 02/2011

- Updated USB section.
   Updated Configuration Summary section.
   Updated Electrical Characteristics section.
- 4. Updated Errata section.

### 13.3 Rev. J– 12/2010

- 1. Updated USB section.
- 2. Updated USART section.
- 3. Updated TWI section.
- 4. Updated PWM section.
- 5. Updated Electrical Characteristics section.

### 13.4 Rev. I – 06/2010

- 1. Updated SPI section.
- 2 Updated Electrical Characteristics section.

### 13.5 Rev. H - 10/2009

- 1. Update datasheet architecture.
- 2 Add AT32UC3B0512 and AT32UC3B1512 devices description.



# AT32UC3B

9.3       Regulator Characteristics       38         9.4       Analog Characteristics       38         9.5       Power Consumption       42         9.6       System Clock Characteristics       45         9.7       Oscillator Characteristics       46         9.8       ADC Characteristics       46         9.9       USB Transceiver Characteristics       50         9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       52         9.12       Flash Memory Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0512, AT32UC3B164 74       62         13       Datasheet Revision History       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. J = 10/2000		9.2	DC Characteristics	
9.4       Analog Characteristics       38         9.5       Power Consumption       42         9.6       System Clock Characteristics       45         9.7       Oscillator Characteristics       46         9.8       ADC Characteristics       46         9.9       USB Transceiver Characteristics       50         9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       52         9.12       Flash Memory Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1474       13         13       Datasheet Revision History       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. I = 06/2009       103         13.4       Rev. I = 06/2001       102         13.5		9.3	Regulator Characteristics	38
9.5       Power Consumption		9.4	Analog Characteristics	
9.6       System Clock Characteristics		9.5	Power Consumption	42
9.7       Oscillator Characteristics       46         9.8       ADC Characteristics       48         9.9       USB Transceiver Characteristics       50         9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0554, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B144 74       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. J = 12/2010       102         13.4       Rev. I = 06/2010       102         13.5       Rev. H = 10/2009       103         13.7       Rev. F = 04/2008       103         13.8       Rev. C = 10/2007       103         13.9		9.6	System Clock Characteristics	45
9.8       ADC Characteristics       48         9.9       USB Transceiver Characteristics       50         9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0556, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B144 74       102         13       Datasheet Revision History       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. J = 106/2010       102         13.4       Rev. I = 06/2010       102         13.5       Rev. H = 10/2009       103         13.7       Rev. F = 04/2008       103         13.8       Rev. C = 10/2007       103         13.9		9.7	Oscillator Characteristics	46
9.9       USB Transceiver Characteristics       50         9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0512, AT32UC3B0128, AT32UC3B064, AT32UC3B164, AT32UC3B164, AT32UC3B1256, AT32UC3B1128, AT32UC3B164, 74       102         13       Datasheet Revision History       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. J = 106/2010       102         13.4       Rev. I = 06/2010       102         13.5       Rev. H = 10/2009       103         13.7       Rev. F = 04/2008       103         13.8       Rev. E = 12/2007       103         13.9       Rev. D = 11/2007       103		9.8	ADC Characteristics	48
9.10       JTAG Characteristics       51         9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0512, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B164 74       74         13       Datasheet Revision History       102         13.1       Rev. L = 01/2012       102         13.2       Rev. K = 02/2011       102         13.3       Rev. J = 10/2010       102         13.4       Rev. I = 06/2010       102         13.5       Rev. H = 10/2009       102         13.6       Rev. G = 06/2009       103         13.7       Rev. F = 04/2008       103         13.8       Rev. C = 10/2007       103         13.9       Rev. D = 11/2007       103         13.10       Rev. C = 10/2007 <th></th> <th>9.9</th> <th>USB Transceiver Characteristics</th> <th>50</th>		9.9	USB Transceiver Characteristics	50
9.11       SPI Characteristics       52         9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. C - 10/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. A - 05		9.10	JTAG Characteristics	51
9.12       Flash Memory Characteristics       54         10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. A - 05/2007       103		9.11	SPI Characteristics	52
10       Mechanical Characteristics       55         10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L – 01/2012       102         13.2       Rev. K – 02/2011       102         13.3       Rev. J – 12/2010       102         13.4       Rev. I – 06/2010       102         13.5       Rev. H – 10/2009       103         13.7       Rev. G – 06/2009       103         13.8       Rev. E – 12/2007       103         13.9       Rev. D – 11/2007       103         13.10       Rev. C – 10/2007       103         13.11       Rev. B – 07/2007       103         13.2       Rev. A – 05/2007       103		9.12	Flash Memory Characteristics	54
10.1       Thermal Considerations       55         10.2       Package Drawings       56         10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B128, AT32UC3B128, AT32UC3B1256, AT32UC3B128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J = 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	10	Mechai	nical Characteristics	55
10.2       Package Drawings		10.1	Thermal Considerations	55
10.3       Soldering Profile       60         11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.11       Rev. A - 05/2007       104		10.2	Package Drawings	56
11       Ordering Information       61         12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74       13         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J - 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. E - 12/2007       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104		10.3	Soldering Profile	60
12       Errata       62         12.1       AT32UC3B0512, AT32UC3B1512       62         12.2       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74       102         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J - 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. E - 12/2007       103         13.8       Rev. D - 11/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	11	Orderir	ng Information	61
12.1       AT32UC3B0512, AT32UC3B1512				
12.1       AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	12	Frrata		62
12.2       AT32UC3B1128, AT32UC3B164 74         13       Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	12	Errata .	AT32UC380512 AT32UC381512	<b>62</b>
13 Datasheet Revision History       102         13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.21       Rev. A - 05/2007       104	12	<b>Errata</b> . 12.1	AT32UC3B0512, AT32UC3B1512	<b>62</b> 62
13.1       Rev. L- 01/2012       102         13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	12	Errata . 12.1 12.2	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74	<b>62</b> 62
13.2       Rev. K- 02/2011       102         13.3       Rev. J- 12/2010       102         13.4       Rev. I - 06/2010       102         13.5       Rev. H - 10/2009       102         13.6       Rev. G - 06/2009       103         13.7       Rev. F - 04/2008       103         13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	12 13	<i>Errata .</i> 12.1 12.2 <i>Datash</i>	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History	62 62 102
13.3Rev. J- 12/201010213.4Rev. I - 06/201010213.5Rev. H - 10/200910213.6Rev. G - 06/200910313.7Rev. F - 04/200810313.8Rev. E - 12/200710313.9Rev. D - 11/200710313.10Rev. C - 10/200710313.11Rev. B - 07/200710313.12Rev. A - 05/2007104	12 13	<i>Errata .</i> 12.1 12.2 <i>Datash</i> 13.1	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L– 01/2012	62 62 
13.4       Rev. I – 06/2010       102         13.5       Rev. H – 10/2009       102         13.6       Rev. G – 06/2009       103         13.7       Rev. F – 04/2008       103         13.8       Rev. E – 12/2007       103         13.9       Rev. D – 11/2007       103         13.10       Rev. C – 10/2007       103         13.11       Rev. B – 07/2007       103         13.12       Rev. A – 05/2007       104	12 13	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L– 01/2012 Rev. K– 02/2011	62 62 102 102 102
13.5Rev. H = $10/2009$ 10213.6Rev. G = $06/2009$ 10313.7Rev. F = $04/2008$ 10313.8Rev. E = $12/2007$ 10313.9Rev. D = $11/2007$ 10313.10Rev. C = $10/2007$ 10313.11Rev. B = $07/2007$ 10313.12Rev. A = $05/2007$ 104	12 13	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L– 01/2012 Rev. K– 02/2011 Rev. J– 12/2010	62 62 102 102 102 102
13.6       Rev. $G = 06/2009$ 103         13.7       Rev. $F = 04/2008$ 103         13.8       Rev. $E = 12/2007$ 103         13.9       Rev. $D = 11/2007$ 103         13.10       Rev. $C = 10/2007$ 103         13.11       Rev. $B = 07/2007$ 103         13.12       Rev. $A = 05/2007$ 104	12 13	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3 13.4	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L– 01/2012 Rev. L– 02/2011 Rev. K– 02/2011 Rev. J– 12/2010 Rev. I – 06/2010	62 62 102 102 102 102 102
13.7       Rev. $F = 04/2008$ 103         13.8       Rev. $E = 12/2007$ 103         13.9       Rev. $D = 11/2007$ 103         13.10       Rev. $C = 10/2007$ 103         13.11       Rev. $B = 07/2007$ 103         13.12       Rev. $A = 05/2007$ 104	12 13	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3 13.4 13.5	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L– 01/2012 Rev. K– 02/2011 Rev. K– 02/2011 Rev. J– 12/2010 Rev. I – 06/2010 Rev. H – 10/2009	62 62 102 102 102 102 102 102
13.8       Rev. E - 12/2007       103         13.9       Rev. D - 11/2007       103         13.10       Rev. C - 10/2007       103         13.11       Rev. B - 07/2007       103         13.12       Rev. A - 05/2007       104	12 13	<i>Errata .</i> 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3 13.4 13.5 13.6	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L- 01/2012 Rev. K- 02/2011 Rev. K- 02/2011 Rev. J- 12/2010 Rev. I - 06/2010 Rev. H - 10/2009 Rev. G - 06/2009	62 62 102 102 102 102 102 103
13.9       Rev. D – 11/2007       103         13.10       Rev. C – 10/2007       103         13.11       Rev. B – 07/2007       103         13.12       Rev. A – 05/2007       104	12	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3 13.4 13.5 13.6 13.7	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 <b>eet Revision History</b> Rev. L- 01/2012 Rev. L- 01/2012 Rev. K- 02/2011 Rev. J- 12/2010 Rev. J- 12/2010 Rev. H - 10/2009 Rev. G - 06/2009 Rev. F - 04/2008	62 62 102 102 102 102 102 103 103
13.10       Rev. C – 10/2007       103         13.11       Rev. B – 07/2007       103         13.12       Rev. A – 05/2007       104	12	Errata . 12.1 12.2 <b>Datash</b> 13.1 13.2 13.3 13.4 13.5 13.6 13.7 13.8	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L- 01/2012 Rev. K- 02/2011 Rev. K- 02/2011 Rev. J- 12/2010 Rev. I - 06/2010 Rev. H - 10/2009 Rev. G - 06/2009 Rev. F - 04/2008 Rev. E - 12/2007	62 62 102 102 102 102 103 103 103
13.11 Rev. B – 07/2007	12	<i>Errata</i> . 12.1 12.2 <i>Datash</i> 13.1 13.2 13.3 13.4 13.5 13.6 13.7 13.8 13.9	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L- 01/2012 Rev. K- 02/2011 Rev. J- 12/2010 Rev. J- 12/2010 Rev. I - 06/2010 Rev. H - 10/2009 Rev. G - 06/2009 Rev. F - 04/2008 Rev. E - 12/2007 Rev. D - 11/2007	62 62 102 102 102 102 103 103 103 103
13.12 Rev. A – 05/2007	12	Errata . 12.1 12.2 Datash 13.1 13.2 13.3 13.4 13.5 13.6 13.7 13.8 13.9 13.10	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 <b>eet Revision History</b> Rev. L- 01/2012 Rev. K- 02/2011 Rev. K- 02/2011 Rev. J- 12/2010 Rev. J- 12/2010 Rev. H - 10/2009 Rev. G - 06/2009 Rev. F - 04/2008 Rev. E - 12/2007 Rev. D - 11/2007 Rev. C - 10/2007	62 62 102 102 102 102 103 103 103 103 103
	12	Errata . 12.1 12.2 Datash 13.1 13.2 13.3 13.4 13.5 13.6 13.7 13.8 13.9 13.10 13.11	AT32UC3B0512, AT32UC3B1512 AT32UC3B0256, AT32UC3B0128, AT32UC3B064, AT32UC3B1256, AT32UC3B1128, AT32UC3B164 74 eet Revision History Rev. L- 01/2012 Rev. K- 02/2011 Rev. K- 02/2011 Rev. J- 12/2010 Rev. J- 12/2010 Rev. H - 10/2009 Rev. G - 06/2009 Rev. F - 04/2008 Rev. F - 04/2008 Rev. E - 12/2007 Rev. D - 11/2007 Rev. D - 11/2007 Rev. C - 10/2007	62 62 102 102 102 102 103 103 103 103 103 103

