

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Obsolete
Core Processor	Coldfire V3
Core Size	32-Bit Single-Core
Speed	240MHz
Connectivity	EBI/EMI, Ethernet, I ² C, SPI, SSI, UART/USART, USB, USB OTG
Peripherals	DMA, POR, PWM, WDT
Number of I/O	62
Program Memory Size	-
Program Memory Type	ROMIess
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	1.4V ~ 3.6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	196-LBGA
Supplier Device Package	196-LBGA (15x15)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mcf5372lcvm240j

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



MCF537x Family Comparison



Figure 1. MCF5373 Block Diagram

1 MCF537x Family Comparison

The following table compares the various device derivatives available within the MCF537x family.

Module	MCF5372	MCF5372L	MCF53721	MCF5373	MCF5373L
ColdFire Version 3 Core with EMAC (Enhanced Multiply-Accumulate Unit)	•	•	•	•	•
Core (System) Clock	up to 180 MHz	up to 24	up to 240 MHz		up to 240 MHz
Peripheral and External Bus Clock (Core clock ÷ 3)	up to 60 MHz	up to 80 MHz		up to 60 MHz	up to 80 MHz
Performance (Dhrystone/2.1 MIPS)	up to 158	up to 211		up to 158	up to 211
Instruction/Data Cache			16 Kbytes		



Ordering Information

Module	MCF5372	MCF5372L	MCF53721	MCF5373	MCF5373L
Static RAM (SRAM)			32 Kbytes		
SDR/DDR SDRAM Controller	•	•	•	•	•
USB 2.0 Host	—	•	•	—	•
USB 2.0 On-the-Go	—	•	•	—	•
Synchronous Serial Interface (SSI)	•	•	•	•	•
Fast Ethernet Controller (FEC)	•	•	•	•	•
Cryptography Hardware Accelerators	—	—	—	•	•
Embedded Voice-over-IP System Solution	—	—	•	—	—
FlexCAN 2.0B communication module	—	—	•	—	—
UARTs	3	3	3	3	3
I ² C	•	•	•	•	•
QSPI	•	•	•	•	•
PWM Module	—	•	•	—	•
Real Time Clock	•	•	•	•	•
32-bit DMA Timers	4	4	4	4	4
Watchdog Timer (WDT)	•	•	•	•	•
Periodic Interrupt Timers (PIT)	4	4	4	4	4
Edge Port Module (EPORT)	•	•	•	•	•
Interrupt Controllers (INTC)	2	2	2	2	2
16-channel Direct Memory Access (DMA)	•	•	•	•	•
FlexBus External Interface	•	•	•	•	•
General Purpose I/O (GPIO)	up to 46	up to 62	up to 62	up to 46	up to 62
JTAG - IEEE [®] 1149.1 Test Access Port	•	•	•	•	•
Package	160 QFP	196 MAPBGA	196 MAPBGA	160 QFP	196 MAPBGA

Table 1. MCF537x Family Configurations (continued)

2 Ordering Information

Table 2. Orderable Part Numbers

Freescale Part Number	Description	Package	Speed	Temperature
MCF5372CAB180	MCF5372 RISC Microprocessor	160 QFP	180 MHz	–40° to +85° C
MCF5372LCVM240	MCF5372 RISC Microprocessor	196 MAPBGA	240 MHz	-40° to $+85^{\circ}$ C
MCF53721CVM240	MCF53721 RISC Microprocessor	196 MAPBGA	240 MHz	-40° to $+85^{\circ}$ C
MCF5373CAB180	MCF5373 RISC Microprocessor	160 QFP	180 MHz	-40° to $+85^{\circ}$ C
MCF5373LCVM240	MCF5373 RISC Microprocessor	196 MAPBGA	240 MHz	-40° to $+85^{\circ}$ C



Pin Assignments and Reset States

Signal Name	GPIO	Alternate 1	Alternate 2	Dir. ¹	Voltage Domain	MCF5372 MCF5373 160 QFP	MCF5372L MCF53721 MCF5373L 196 MAPBGA
		USB Host	& USB On-the	-Go	1		L
USBOTG_M	—	—	_	I/O	USB VDD	—	H14
USBOTG_P	_	_	_	I/O	USB VDD	_	H13
USBHOST_M	—	_	_	I/O	USB VDD	_	J13
USBHOST_P	—	_	—	I/O	USB VDD	_	J12
		FlexCAN	(MCF53721 on	ly)			
CANRX	and CANTX do no	ot have dedicated bo I2C_SDA for CANR	nd pads. Pleas X and I2C_SCL	e refer . for CA	to the fol NTX.	lowing pins for mu	xing:
			PWM				
PWM7	PPWM7	—	—	I/O	EVDD	—	E13
PWM5	PPWM5	_	_	I/O	EVDD	_	E12
PWM3	PPWM3	DT3OUT	DT3IN	I/O	EVDD	_	E11
PWM1	PPWM1	DT2OUT	DT2IN	I/O	EVDD		F14
			SSI				
The SSI signals of IRQ1 for SSI_C	do not have dedica CLKIN, U1CTS for	ated bond pads. Plea SSI_BCLK, U1RTS	ase refer to the for SSI_FS, U1	followir IRXD fo	ng pins fo or SSI_R	er muxing: IRQ4 fo XD, and U1TXD fo	r SSI_MCLK, or SSI_TXD
			l ² C				
I2C_SCL ²	PFECI2C1	CANTX ⁶	U2TXD	I/O	EVDD		E3
I2C_SDA ²	PFECI2C0	CANRX ⁶	U2RXD	I/O	EVDD	_	E4
			DMA				
DACK[1:0] a	and <u>DREQ</u> [1:0] do TS for DACK0	not have dedicated, DT0IN for DREQ0,	bond pads. Ple DT1IN for DAC	ease re CK1, an	fer to the d IRQ1 fo	following pins for port DREQ1.	muxing:
			QSPI				
QSPI_CS2	PQSPI5	U2RTS	_	0	EVDD	78	N12
QSPI_CS1	PQSPI4	PWM7	USBOTG_ PU_EN	0	EVDD	_	M12
QSPI_CS0	PQSPI3	PWM5	—	0	EVDD		M11
QSPI_CLK	PQSPI2	I2C_SCL ²	—	0	EVDD	77	P12
QSPI_DIN	PQSPI1	U2CTS	—	Ι	EVDD	75	P11
QSPI_DOUT	PQSPI0	I2C_SDA ²	—	0	EVDD	76	N11

Table 3. MCF5372/3 Signal Information and Muxing (continued)



5 Electrical Characteristics

This document contains electrical specification tables and reference timing diagrams for the MCF5373 microcontroller unit. This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications of MCF5373.

The electrical specifications are preliminary and are from previous designs or design simulations. These specifications may not be fully tested or guaranteed at this early stage of the product life cycle. However, for production silicon, these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

NOTE

The parameters specified in this MCU document supersede any values found in the module specifications.

5.1 Maximum Ratings

Rating	Symbol	Value	Unit
Core Supply Voltage	IV _{DD}	- 0.5 to +2.0	V
CMOS Pad Supply Voltage	EV _{DD}	- 0.3 to +4.0	V
DDR/Memory Pad Supply Voltage	SDV _{DD}	- 0.3 to +4.0	V
PLL Supply Voltage	PLLV _{DD}	- 0.3 to +2.0	V
Digital Input Voltage ³	V _{IN}	– 0.3 to +3.6	V
Instantaneous Maximum Current Single pin limit (applies to all pins) ^{3, 4, 5}	Ι _D	25	mA
Operating Temperature Range (Packaged)	T _A (T _L - T _H)	– 40 to +85	°C
Storage Temperature Range	T _{stg}	– 55 to +150	°C

Table 4. Absolute Maximum Ratings^{1, 2}

¹ Functional operating conditions are given in Section 5.4, "DC Electrical Specifications." Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Continued operation at these levels may affect device reliability or cause permanent damage to the device.

- ² This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (V_{SS} or EV_{DD}).
- ³ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, and then use the larger of the two values.
- 4 All functional non-supply pins are internally clamped to V_{SS} and EV_{DD}.
- ⁵ Power supply must maintain regulation within operating EV_{DD} range during instantaneous and operating maximum current conditions. If positive injection current ($V_{in} > EV_{DD}$) is greater than I_{DD} , the injection current may flow out of EV_{DD} and could result in external power supply going out of regulation. Ensure external EV_{DD} load shunts current greater than maximum injection current. This is the greatest risk when the MCU is not consuming power (ex; no clock). Power supply must maintain regulation within operating EV_{DD} range during instantaneous and operating maximum current conditions.





5.2 Thermal Characteristics

Characteristic		Symbol	256MBGA	196MBGA	160QFP	Unit
Junction to ambient, natural convection	Four layer board (2s2p)	θ_{JMA}	37 ^{1,2}	42 ^{1,2}	49 ^{1,2}	°C/W
Junction to ambient (@200 ft/min)	Four layer board (2s2p)	θ_{JMA}	34 ^{1,2}	38 ^{1,2}	44 ^{1,2}	°C/W
Junction to board		θ_{JB}	27 ³	32 ³	40 ³	°C/W
Junction to case		θ^{JC}	16 ⁴	19 ⁴	39 ⁴	°C/W
Junction to top of package		Ψ _{jt}	4 ^{1,5}	5 ^{1,5}	12 ^{1,5}	°C/W
Maximum operating junction temperature		Тj	105	105	105	°C

Table 5. Thermal Characteristics

¹ θ_{JMA} and Ψ_{jt} parameters are simulated in conformance with EIA/JESD Standard 51-2 for natural convection. Freescale recommends the use of θ_{JmA} and power dissipation specifications in the system design to prevent device junction temperatures from exceeding the rated specification. System designers should be aware that device junction temperatures can be significantly influenced by board layout and surrounding devices. Conformance to the device junction temperature specification can be verified by physical measurement in the customer's system using the Ψ_{jt} parameter, the device power dissipation, and the method described in EIA/JESD Standard 51-2.

² Per JEDEC JESD51-6 with the board horizontal.

³ Thermal resistance between the die and the printed circuit board in conformance with JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

⁴ Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

⁵ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written in conformance with Psi-JT.

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \Theta_{JMA})$$
 Eqn. 1

Where:

For most applications $P_{I/O} < P_{INT}$ and can be ignored. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

Solving equations 1 and 2 for K gives:

$$K = P_D \times (T_A \times 273^{\circ}C) + Q_{JMA} \times P_D^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

MCF537x ColdFire[®] Microprocessor Data Sheet, Rev. 4

Freescale Semiconductor



* The timings are also valid for inputs sampled on the negative clock edge.



5.6.1 FlexBus

A multi-function external bus interface called FlexBus is provided with basic functionality to interface to slave-only devices up to a maximum bus frequency of 80MHz. It can be directly connected to asynchronous or synchronous devices such as external boot ROMs, flash memories, gate-array logic, or other simple target (slave) devices with little or no additional circuitry. For asynchronous devices a simple chip-select based interface can be used. The FlexBus interface has six general purpose chip-selects ($\overline{FB}_{CS}[5:0]$) which can be configured to be distributed between the FlexBus or SDRAM memory interfaces. Chip-select, \overline{FB}_{CS} can be dedicated to boot ROM access and can be programmed to be byte (8 bits), word (16 bits), or longword (32 bits) wide. Control signal timing is compatible with common ROM/flash memories.

5.6.1.1 FlexBus AC Timing Characteristics

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the system clock.

Num	Characteristic	Symbol	Min	Мах	Unit
	Frequency of Operation	f _{sys/3}	_	80	Mhz
FB1	Clock Period (FB_CLK)	$t_{\text{FBCK}}(t_{\text{cyc}})$	12.5		ns
FB2	Address, Data, and Control Output Valid (A[23:0], D[31:0], $\overline{FB}CS$ [5:0], R/W, TS, BE/BWE[3:0] and \overline{OE}) ¹	t _{FBCHDCV}	Ι	7.0	ns
FB3	Address, Data, and Control Output Hold (A[23:0], D[31:0], \overline{FB}_{CS} [5:0], R/W, TS, $\overline{BE}/\overline{BWE}$ [3:0], and \overline{OE}) ^{1, 2}	t _{FBCHDCI}	1		ns

Table 9. FlexBus AC Timing Specifications



Num	Characteristic	Symbol	Min	Max	Unit
FB4	Data Input Setup	t _{DVFBCH}	3.5		ns
FB5	Data Input Hold	t _{DIFBCH}	0		ns
FB6	Transfer Acknowledge (TA) Input Setup	t _{CVFBCH}	4		ns
FB7	Transfer Acknowledge (TA) Input Hold	t _{CIFBCH}	0		ns

Table 9. FlexBus AC Timing Specifications (continued)

¹ Timing for chip selects only applies to the FB_CS[5:0] signals. Please see Section 5.7.2, "DDR SDRAM AC Timing Characteristics" for SD_CS[3:0] timing.

² The FlexBus supports programming an extension of the address hold. Please consult the *Reference Manual* for more information.

NOTE

The processor drives the data lines during the first clock cycle of the transfer with the full 32-bit address. This may be ignored by standard connected devices using non-multiplexed address and data buses. However, some applications may find this feature beneficial.

The address and data busses are muxed between the FlexBus and SDRAM controller. At the end of the read and write bus cycles the address signals are indeterminate.



Figure 7. FlexBus Read Timing



1

Symbol	Characteristic	Symbol	Min	Мах	Unit
SD9	SD_DQS[3:2] input hold relative to SD_CLK ⁷	t _{DQISDCH}	Does not ap	ply. 0.5×SD_CLK	fixed width.
SD10	Data (D[31:0]) Input Setup relative to SD_CLK (reference only) ⁸	t _{DVSDCH}	0.25 × SD_CLK	—	ns
SD11	Data Input Hold relative to SD_CLK (reference only)	t _{DISDCH}	1.0	—	ns
SD12	Data (D[31:0]) and Data Mask(SD_DQM[3:0]) Output Valid	t _{SDCHDMV}	_	$\begin{array}{c} 0.75 \times \text{SD_CLK} \\ + \ 0.5 \end{array}$	ns
SD13	Data (D[31:0]) and Data Mask (SD_DQM[3:0]) Output Hold	t _{SDCHDMI}	1.5	_	ns

Table 10. SDR Timing Specifications (continued)

The FlexBus and SDRAM clock operates at the same frequency of the internal bus clock. See the PLL chapter of the *MCF*5373 *Reference Manual* for more information on setting the SDRAM clock rate.

- ² SD_CLK is one SDRAM clock in (ns).
- ³ Pulse width high plus pulse width low cannot exceed min and max clock period.
- ⁴ Pulse width high plus pulse width low cannot exceed min and max clock period.
- ⁵ SD_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This is a guideline only. Subtle variation from this guideline is expected. SD_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- ⁶ SDR_DQS is designed to pulse 0.25 clock before the rising edge of the memory clock. This spec is a guideline only. Subtle variation from this guideline is expected. SDR_DQS only pulses during a read cycle and one pulse occurs for each data beat.
- ⁷ The SDR_DQS pulse is designed to be 0.5 clock in width. The timing of the rising edge is most important. The falling edge does not affect the memory controller.
- ⁸ Because a read cycle in SDR mode uses the DQS circuit within the device, it is most critical that the data valid window be centered 1/4 clk after the rising edge of DQS. Ensuring that this happens results in successful SDR reads. The input setup spec is provided as guidance.



Figure 9. SDR Write Timing





Figure 13. GPIO Timing

5.9 Reset and Configuration Override Timing

Table 13. Reset and Configuration Override Timing

Num	Characteristic	Symbol	Min	Мах	Unit
R1	RESET Input valid to FB_CLK High	t _{RVCH}	9	_	ns
R2	FB_CLK High to RESET Input invalid	t _{CHRI}	1.5	_	ns
R3	RESET Input valid Time ¹	t _{RIVT}	5	—	t _{CYC}
R4	FB_CLK High to RSTOUT Valid	t _{CHROV}	_	10	ns
R5	RSTOUT valid to Config. Overrides valid	t _{ROVCV}	0	_	ns
R6	Configuration Override Setup Time to RSTOUT invalid	t _{COS}	20	_	t _{CYC}
R7	Configuration Override Hold Time after RSTOUT invalid	t _{COH}	0	—	ns
R8	RSTOUT invalid to Configuration Override High Impedance	t _{ROICZ}	—	1	t _{CYC}

¹ During low power STOP, the synchronizers for the RESET input are bypassed and RESET is asserted asynchronously to the system. Thus, RESET must be held a minimum of 100 ns.



Figure 14. RESET and Configuration Override Timing

NOTE

Refer to the CCM chapter of the MCF5373 Reference Manual for more information.



5.10 USB On-The-Go

The MCF5373 device is compliant with industry standard USB 2.0 specification.

5.11 SSI Timing Specifications

This section provides the AC timings for the SSI in master (clocks driven) and slave modes (clocks input). All timings are given for non-inverted serial clock polarity (SSI_TCR[TSCKP] = 0, SSI_RCR[RSCKP] = 0) and a non-inverted frame sync (SSI_TCR[TFSI] = 0, SSI_RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all the timings remain valid by inverting the clock signal (SSI_BCLK) and/or the frame sync (SSI_FS) shown in the figures below.

Num	Description	Symbol	Min	Max	Units
S1	SSI_MCLK cycle time ²	t _{MCLK}	$8 \times t_{SYS}$	—	ns
S2	SSI_MCLK pulse width high / low		45%	55%	t _{MCLK}
S3	SSI_BCLK cycle time ³	t _{BCLK}	$8 \times t_{SYS}$	—	ns
S4	SSI_BCLK pulse width		45%	55%	t _{BCLK}
S5	SSI_BCLK to SSI_FS output valid		—	15	ns
S6	SSI_BCLK to SSI_FS output invalid		-2	_	ns
S7	SSI_BCLK to SSI_TXD valid		—	15	ns
S8	SSI_BCLK to SSI_TXD invalid / high impedence		-4	_	ns
S9	SSI_RXD / SSI_FS input setup before SSI_BCLK		15	_	ns
S10	SSI_RXD / SSI_FS input hold after SSI_BCLK		0	_	ns

Table 14. SSI	Timing –	Master	Modes ¹
---------------	----------	--------	--------------------

¹ All timings specified with a capactive load of 25pF.

² SSI_MCLK can be generated from SSI_CLKIN or a divided version of the internal system clock (SYSCLK).

³ SSI_BCLK can be derived from SSI_CLKIN or a divided version of SYSCLK. If the SYSCLK is used, the minimum divider is 6. If the SSI_CLKIN input is used, the programmable dividers must be set to ensure that SSI_BCLK does not exceed 4 x f_{SYS}.

Num	Description	Symbol	Min	Max	Units
S11	SSI_BCLK cycle time	t _{BCLK}	$8 imes t_{SYS}$	_	ns
S12	SSI_BCLK pulse width high/low		45%	55%	t _{BCLK}
S13	SSI_FS input setup before SSI_BCLK		10		ns
S14	SSI_FS input hold after SSI_BCLK		3		ns
S15	SSI_BCLK to SSI_TXD/SSI_FS output valid		—	15	ns
S16	SSI_BCLK to SSI_TXD/SSI_FS output invalid/high impedence		-2	Ι	ns
S17	SSI_RXD setup before SSI_BCLK		10	_	ns
S18	SSI_RXD hold after SSI_BCLK		3	—	ns

Table 15. SSI Timing – Slave Modes¹

¹ All timings specified with a capactive load of 25pF.



Num	Characteristic	Min	Max	Units
15	I2C_SCL/I2C_SDA fall time ($V_{IH} = 2.4 \text{ V to } V_{IL} = 0.5 \text{ V}$)	_	1	ms
16	Clock high time	4	—	t _{cyc}
17	Data setup time	0	—	ns
18	Start condition setup time (for repeated start condition only)	2	—	t _{cyc}
19	Stop condition setup time	2	—	t _{cyc}

 Table 16. I²C Input Timing Specifications between SCL and SDA (continued)

Table 17 lists specifications for the I^2C output timing parameters shown in Figure 17.

Table 17. I²C Output Timing Specifications between SCL and SDA

Num	Characteristic	Min	Max	Units
11 ¹	Start condition hold time	6		t _{cyc}
l2 ¹	Clock low period	10	_	t _{cyc}
13 ²	I2C_SCL/I2C_SDA rise time (V _{IL} = 0.5 V to V _{IH} = 2.4 V)	—	_	μs
14 ¹	Data hold time	7	_	t _{cyc}
15 ³	I2C_SCL/I2C_SDA fall time (V _{IH} = 2.4 V to V _{IL} = 0.5 V)	_	3	ns
l6 ¹	Clock high time	10	_	t _{cyc}
17 ¹	Data setup time	2	_	t _{cyc}
18 ¹	Start condition setup time (for repeated start condition only)	20	_	t _{cyc}
19 ¹	Stop condition setup time	10	_	t _{cyc}

Output numbers depend on the value programmed into the IFDR; an IFDR programmed with the maximum frequency (IFDR = 0x20) results in minimum output timings as shown in Table 17. The I^2C interface is designed to scale the actual data transition time to move it to the middle of the SCL low period. The actual position is affected by the prescale and division values programmed into the IFDR; however, the numbers given in Table 17 are minimum values.

² Because I2C_SCL and I2C_SDA are open-collector-type outputs, which the processor can only actively drive low, the time I2C_SCL or I2C_SDA take to reach a high level depends on external signal capacitance and pull-up resistor values.

³ Specified at a nominal 50-pF load.

1

Figure 17 shows timing for the values in Table 17 and Table 16.



Figure 17. I²C Input/Output Timings







Figure 19. MII Transmit Signal Timing Diagram

5.13.3 MII Async Inputs Signal Timing

Table 20 lists MII asynchronous inputs signal timing.

Table 20. MII Async Inputs Signal Timing

Num	Characteristic	Min	Мах	Unit
M9	FEC_CRS, FEC_COL minimum pulse width	1.5		FEC_TXCLK period



Figure 20. MII Async Inputs Timing Diagram

5.13.4 MII Serial Management Channel Timing

Table 21 lists MII serial management channel timings. The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

Table 21. MII Serial Management Channel Timing

Num	Characteristic	Min	Max	Unit
M10	FEC_MDC falling edge to FEC_MDIO output invalid (minimum propagation delay)	0	_	ns
M11	FEC_MDC falling edge to FEC_MDIO output valid (max prop delay)	—	25	ns
M12	FEC_MDIO (input) to FEC_MDC rising edge setup	10	—	ns
M13	FEC_MDIO (input) to FEC_MDC rising edge hold	0	—	ns
M14	FEC_MDC pulse width high	40%	60%	FEC_MDC period
M15	FEC_MDC pulse width low	40%	60%	FEC_MDC period





Figure 21. MII Serial Management Channel Timing Diagram

5.14 32-Bit Timer Module Timing Specifications

Table 22 lists timer module AC timings.

Table 22. Timer Module AC Timing Specifications

Name	Characteristic	Min	Мах	Unit
T1	DT0IN / DT1IN / DT2IN / DT3IN cycle time	3	_	t _{CYC}
T2	DT0IN / DT1IN / DT2IN / DT3IN pulse width	1	_	t _{CYC}

5.15 **QSPI Electrical Specifications**

Table 23 lists QSPI timings.

Table 23. QSPI Modules AC Timing Specifications

Name	Characteristic	Min	Мах	Unit
QS1	QSPI_CS[3:0] to QSPI_CLK	1	510	t _{CYC}
QS2	QSPI_CLK high to QSPI_DOUT valid.	_	10	ns
QS3	QSPI_CLK high to QSPI_DOUT invalid. (Output hold)	2	—	ns
QS4	QSPI_DIN to QSPI_CLK (Input setup)	9	—	ns
QS5	QSPI_DIN to QSPI_CLK (Input hold)	9	—	ns





Figure 22. QSPI Timing

5.16 JTAG and Boundary Scan Timing

Table 24. JTAG and Boundary Scan Timing

Num	Characteristics ¹	Symbol	Min	Мах	Unit
J1	TCLK Frequency of Operation	f _{JCYC}	DC	1/4	f _{sys/3}
J2	TCLK Cycle Period	t _{JCYC}	4	_	t _{CYC}
J3	TCLK Clock Pulse Width	t _{JCW}	26	_	ns
J4	TCLK Rise and Fall Times	t _{JCRF}	0	3	ns
J5	Boundary Scan Input Data Setup Time to TCLK Rise	t _{BSDST}	4	_	ns
J6	Boundary Scan Input Data Hold Time after TCLK Rise	t _{BSDHT}	26		ns
J7	TCLK Low to Boundary Scan Output Data Valid	t _{BSDV}	0	33	ns
J8	TCLK Low to Boundary Scan Output High Z	t _{BSDZ}	0	33	ns
J9	TMS, TDI Input Data Setup Time to TCLK Rise	t _{TAPBST}	4	_	ns
J10	TMS, TDI Input Data Hold Time after TCLK Rise	t _{TAPBHT}	10		ns
J11	TCLK Low to TDO Data Valid	t _{TDODV}	0	26	ns
J12	TCLK Low to TDO High Z	t _{TDODZ}	0	8	ns
J13	TRST Assert Time	t _{TRSTAT}	100		ns
J14	TRST Setup Time (Negation) to TCLK High	t _{TRSTST}	10	_	ns

¹ JTAG_EN is expected to be a static signal. Hence, specific timing is not associated with it.









Current Consumption

5.17 Debug AC Timing Specifications

Table 25 lists specifications for the debug AC timing parameters shown in Figure 27.

Table 25	. Debug	AC	Timing	Specification
----------	---------	----	--------	---------------

Num	Characteristic	Min	Max	Units
D0	PSTCLK cycle time	2	2	$t_{SYS} = 1/f_{SYS}$
D1	PSTCLK rising to PSTDDATA valid	—	3.0	ns
D2	PSTCLK rising to PSTDDATA invalid	1.5	_	ns
D3	DSI-to-DSCLK setup	1	_	PSTCLK
D4 ¹	DSCLK-to-DSO hold	4	_	PSTCLK
D5	DSCLK cycle time	5	_	PSTCLK
D6	BKPT assertion time	1	_	PSTCLK

¹ DSCLK and DSI are synchronized internally. D4 is measured from the synchronized DSCLK input relative to the rising edge of PSTCLK.



Figure 27. Real-Time Trace AC Timing



Figure 28. BDM Serial Port AC Timing

6 Current Consumption

All current consumption data is lab data measured on a single device using an evaluation board. Table 26 shows the typical power consumption in low-power modes. These current measurements are taken after executing a STOP instruction.



Package Information

7.1 Package Dimensions—196 MAPBGA

Figure 31 shows the MCF5373LCVM240, MCF5372LCVM240, and MCF53721CVM240 package dimensions.



Figure 31. 196 MAPBGA Package Dimensions (Case No. 1128A-01)



Package Information



NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: MILLIMETER.
- A DATUM PLANE IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- A DATUMS TO BE DETERMINED AT DATUM PLANE H.
- △∆ DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- A DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION, ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Figure 33. 160QFP Package Dimensions (Sheet 2 of 2)



8 Revision History

Table 28.	MCF5373DS	Document	Revision	History
-----------	-----------	----------	----------	---------

Rev. No.	Substantive Changes	Date of Release
0	Initial release	11/2005
0.1	 Swapped pin locations PLL_VSS (J11->H11) and DRAMSEL (H11->J11) in Table 1. Figure 4 is correct. 	12/2005
0.2	 Added not to Section 7, "Package Information." Added "top view" and "bottom view" where appropriate in mechanical drawings and pinout figures. Figure 6: Corrected "FB_CLK (75MHz)" label to "FB_CLK (80MHz)" 	3/2006
0.3	 Changed 160QFP pinouts in Figure 5 and Table 2: Removed IRQ3 pin, shifted pins 89–99 up one pin to 90–100. Pin 89 is now VSS. Table 2: Rearranged GPIO signal names for FEC pins. Removed ULPI specifications as the device does not support ULPI. 	4/2006
1	 Updated thermal characteristic values in Table 7. Updated DC electricals values in Table 7. Updated Section 3.3, "Supply Voltage Sequencing and Separation Cautions" and subsections. Updated and added Oscillator/PLL characteristics in Table 8. Table 9: Swapped min/max for FB1; Removed FB8 & FB9. Updated SDRAM write timing diagram, Figure 9. Table 11: Added values for frequency of operation and DD1. Replaced figure & table Section 5.11, "SSI Timing Specifications," with slave & master mode versions. Removed second sentence from Section 5.13.2, "MII Transmit Signal Timing," regarding no minimum frequency requirement for TXCLK. Removed third and fourth paragraphs from Section 5.13.2, "MII Transmit Signal Timing," as this feature is not supported on this device. Updated figure & table Section 5.17, "Debug AC Timing Specifications." Renamed & moved previous version's Section 5.5 "Power Consumption" to Section 6, "Current Consumption." Added additional real-world data to this section as well. 	7/2007
2	 Added MCF53721 device information throughout: features list, family configuration table, ordering information table, signals description table, and relevant package diagram titles Remove Footnote 1 from Table 11. Changed document type from Advance Information to Technical Data. 	8/2007



Revision History