# E·XFL

## Altera - EPM7032AELC44-4 Datasheet



Welcome to E-XFL.COM

## Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

## Details

| Details                         |  |
|---------------------------------|--|
| Product Status                  | Active   |
| Programmable Type               | In System Programmable                                       |
| Delay Time tpd(1) Max           | 4.5 ns   |
| Voltage Supply - Internal       | 3V ~ 3.6V  |
| Number of Logic Elements/Blocks | 2  |
| Number of Macrocells            | 32   |
| Number of Gates                 | 600  |
| Number of I/O                   | 36   |
| Operating Temperature           | 0°C ~ 70°C (TA)  |
| Mounting Type                   | Surface Mount  |
| Package / Case                  | 44-LCC (J-Lead)  |
| Supplier Device Package         | 44-PLCC (16.59x16.59)  |
| Purchase URL                    | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7032aelc44-4 |
|                                 |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Functional Description

The MAX 7000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array
- I/O control blocks

The MAX 7000A architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000A devices.

## **Expander Product Terms**


Although most logic functions can be implemented with the five product terms available in each macrocell, more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 7000A architecture also offers both shareable and parallel expander product terms that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

## Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ( $t_{SEXP}$ ) is incurred when shareable expanders are used. Figure 3 shows how shareable expanders can feed multiple macrocells.




Shareable expanders can be shared by any or all macrocells in an LAB.



## Figure 4. MAX 7000A Parallel Expanders





## Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

## In-System Programmability

MAX 7000A devices can be programmed in-system via an industrystandard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient iterations during design development and debugging cycles. The MAX 7000A architecture internally generates the high programming voltages required to program EEPROM cells, allowing in-system programming with only a single 3.3-V power supply. During in-system programming, the I/O pins are tri-stated and weakly pulled-up to eliminate board conflicts. The pull-up value is nominally 50 k $\Omega$ .

MAX 7000AE devices have an enhanced ISP algorithm for faster programming. These devices also offer an ISP\_Done bit that provides safe operation when in-system programming is interrupted. This ISP\_Done bit, which is the last bit programmed, prevents all I/O pins from driving until the bit is programmed. This feature is only available in EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, and EPM7512AE devices.

ISP simplifies the manufacturing flow by allowing devices to be mounted on a PCB with standard pick-and-place equipment before they are programmed. MAX 7000A devices can be programmed by downloading the information via in-circuit testers, embedded processors, the Altera MasterBlaster serial/USB communications cable, ByteBlasterMV parallel port download cable, and BitBlaster serial download cable. Programming the devices after they are placed on the board eliminates lead damage on high-pin-count packages (e.g., QFP packages) due to device handling. MAX 7000A devices can be reprogrammed after a system has already shipped to the field. For example, product upgrades can be performed in the field via software or modem.

In-system programming can be accomplished with either an adaptive or constant algorithm. An adaptive algorithm reads information from the unit and adapts subsequent programming steps to achieve the fastest possible programming time for that unit. A constant algorithm uses a predefined (non-adaptive) programming sequence that does not take advantage of adaptive algorithm programming time improvements. Some in-circuit testers cannot program using an adaptive algorithm. Therefore, a constant algorithm must be used. MAX 7000AE devices can be programmed with either an adaptive or constant (non-adaptive) algorithm. EPM7128A and EPM7256A device can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

The Jam Standard Test and Programming Language (STAPL), JEDEC standard JESD 71, can be used to program MAX 7000A devices with incircuit testers, PCs, or embedded processors.

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

| Device       | Progra                  | mming                 | Stand-Alone             | Verification          |
|--------------|-------------------------|-----------------------|-------------------------|-----------------------|
|              | t <sub>PPULSE</sub> (s) | Cycle <sub>PTCK</sub> | t <sub>VPULSE</sub> (s) | Cycle <sub>VTCK</sub> |
| EPM7032AE    | 2.00                    | 55,000                | 0.002                   | 18,000                |
| EPM7064AE    | 2.00                    | 105,000               | 0.002                   | 35,000                |
| EPM7128AE    | 2.00                    | 205,000               | 0.002                   | 68,000                |
| EPM7256AE    | 2.00                    | 447,000               | 0.002                   | 149,000               |
| EPM7512AE    | 2.00                    | 890,000               | 0.002                   | 297,000               |
| EPM7128A (1) | 5.11                    | 832,000               | 0.03                    | 528,000               |
| EPM7256A (1) | 6.43                    | 1,603,000             | 0.03                    | 1,024,000             |

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 6. MAX 70 | 00A In-System Programming Times for Different Test Clock Frequencies |  |      |      |      |       |       |       |   |  |  |
|-----------------|--|--|------|------|------|-------|-------|-------|---|--|--|
| Device          |  | f <sub>TCK</sub>                                       |      |      |      |       |       |       |   |  |  |
|                 | 10 MHz   | 0 MHz 5 MHz 2 MHz 1 MHz 500 kHz 200 kHz 100 kHz 50 kHz |      |      |      |       |       |       |   |  |  |
| EPM7032AE       | 2.01   | 2.01   | 2.03 | 2.06 | 2.11 | 2.28  | 2.55  | 3.10  | S |  |  |
| EPM7064AE       | 2.01   | 2.02   | 2.05 | 2.11 | 2.21 | 2.53  | 3.05  | 4.10  | s |  |  |
| EPM7128AE       | 2.02   | 2.04   | 2.10 | 2.21 | 2.41 | 3.03  | 4.05  | 6.10  | s |  |  |
| EPM7256AE       | 2.05   | 2.09   | 2.23 | 2.45 | 2.90 | 4.24  | 6.47  | 10.94 | s |  |  |
| EPM7512AE       | 2.09   | 2.18   | 2.45 | 2.89 | 3.78 | 6.45  | 10.90 | 19.80 | s |  |  |
| EPM7128A (1)    | 5.19   | 5.27   | 5.52 | 5.94 | 6.77 | 9.27  | 13.43 | 21.75 | S |  |  |
| EPM7256A (1)    | 6.59   | 6.75   | 7.23 | 8.03 | 9.64 | 14.45 | 22.46 | 38.49 | S |  |  |

| Device              |        | f <sub>TCK</sub> |       |       |         |         |         |        |   |  |
|---------------------|--------|------------------|-------|-------|---------|---------|---------|--------|---|--|
|                     | 10 MHz | 5 MHz            | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz |   |  |
| EPM7032AE           | 0.00   | 0.01             | 0.01  | 0.02  | 0.04    | 0.09    | 0.18    | 0.36   | s |  |
| EPM7064AE           | 0.01   | 0.01             | 0.02  | 0.04  | 0.07    | 0.18    | 0.35    | 0.70   | S |  |
| EPM7128AE           | 0.01   | 0.02             | 0.04  | 0.07  | 0.14    | 0.34    | 0.68    | 1.36   | S |  |
| EPM7256AE           | 0.02   | 0.03             | 0.08  | 0.15  | 0.30    | 0.75    | 1.49    | 2.98   | S |  |
| EPM7512AE           | 0.03   | 0.06             | 0.15  | 0.30  | 0.60    | 1.49    | 2.97    | 5.94   | S |  |
| EPM7128A <i>(1)</i> | 0.08   | 0.14             | 0.29  | 0.56  | 1.09    | 2.67    | 5.31    | 10.59  | S |  |
| EPM7256A (1)        | 0.13   | 0.24             | 0.54  | 1.06  | 2.08    | 5.15    | 10.27   | 20.51  | S |  |

#### Note to tables:

(1) EPM7128A and EPM7256A devices can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

## Programming with External Hardware

MAX 7000A devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the MPU, and the appropriate device adapter. The MPU performs continuity checks to ensure adequate electrical contact between the adapter and the device.



For more information, see the Altera Programming Hardware Data Sheet.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices.



For more information, see *Programming Hardware Manufacturers*.

## IEEE Std. 1149.1 (JTAG) **Boundary-Scan** Support

MAX 7000A devices include the JTAG BST circuitry defined by IEEE Std. 1149.1. Table 8 describes the JTAG instructions supported by MAX 7000A devices. The pin-out tables, available from the Altera web site (http://www.altera.com), show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

| Table 9. MAX 7000A Boundary-Scan Register Length |                               |  |  |  |  |  |  |
|--|-------------------------------|--|--|--|--|--|--|
| Device   | Boundary-Scan Register Length |  |  |  |  |  |  |
| EPM7032AE  | 96                            |  |  |  |  |  |  |
| EPM7064AE  | 192                           |  |  |  |  |  |  |
| EPM7128A   | 288                           |  |  |  |  |  |  |
| EPM7128AE  | 288                           |  |  |  |  |  |  |
| EPM7256A   | 480                           |  |  |  |  |  |  |
| EPM7256AE  | 480                           |  |  |  |  |  |  |
| EPM7512AE  | 624                           |  |  |  |  |  |  |

| Table 10. 32 <sup>.</sup> | Table 10. 32-Bit MAX 7000A Device IDCODENote (1) |                       |                                      |                         |  |  |  |  |  |  |  |
|---------------------------|--|-----------------------|--------------------------------------|-------------------------|--|--|--|--|--|--|--|
| Device                    |  | IDCODE (32 Bits)      |                                      |                         |  |  |  |  |  |  |  |
|                           | Version<br>(4 Bits)                              | Part Number (16 Bits) | Manufacturer's<br>Identity (11 Bits) | <b>1 (1 Bit)</b><br>(2) |  |  |  |  |  |  |  |
| EPM7032AE                 | 0001   | 0111 0000 0011 0010   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7064AE                 | 0001   | 0111 0000 0110 0100   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7128A                  | 0000   | 0111 0001 0010 1000   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7128AE                 | 0001   | 0111 0001 0010 1000   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7256A                  | 0000   | 0111 0010 0101 0110   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7256AE                 | 0001   | 0111 0010 0101 0110   | 00001101110                          | 1                       |  |  |  |  |  |  |  |
| EPM7512AE                 | 0001   | 0111 0101 0001 0010   | 00001101110                          | 1                       |  |  |  |  |  |  |  |

#### Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)* for more information on JTAG BST.

## Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo Bit<sup>TM</sup> option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t}_{ACL}$ , and  $\mathbf{t_{CPPW}}$  parameters.

## Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

## MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 3.0 V incur a slightly greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

| Table 12. MAX 70   | Table 12. MAX 7000A MultiVolt I/O Support |                      |                      |                      |              |              |  |  |  |  |  |
|--|---|----------------------|----------------------|----------------------|--------------|--------------|--|--|--|--|--|
| V <sub>CCIO</sub> Voltage Input Signal (V) Output Signal (V) |   |                      |                      |                      |              |              |  |  |  |  |  |
|  | 2.5                                       | 3.3                  | 5.0                  | 2.5                  | 3.3          | 5.0          |  |  |  |  |  |
| 2.5  | $\checkmark$                              | <ul> <li></li> </ul> | <ul> <li></li> </ul> | <ul> <li></li> </ul> |              |              |  |  |  |  |  |
| 3.3  | $\checkmark$                              | $\checkmark$         | $\checkmark$         |                      | $\checkmark$ | $\checkmark$ |  |  |  |  |  |

| Power<br>Sequencing &<br>Hot-Socketing | Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.  |
|--|--|
|  | Signals can be driven into MAX 7000AE devices before and during power-<br>up (and power-down) without damaging the device. Additionally,<br>MAX 7000AE devices do not drive out during power-up. Once operating<br>conditions are reached, MAX 7000AE devices operate as specified by the<br>user.   |
|  | MAX 7000AE device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V <sub>CCINT</sub> and V <sub>CCIO</sub> reach the recommended operating conditions, these two pins are 5.0-V tolerant.  |
|  | EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.  |
| Design Security                        | All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed. |
| Generic Testing                        | MAX 7000A devices are fully tested. Complete testing of each<br>programmable EEPROM bit and all internal logic elements ensures 100%<br>programming yield. AC test measurements are taken under conditions<br>equivalent to those shown in Figure 9. Test patterns can be used and then<br>erased during early stages of the production flow.  |

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

#### Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.


## Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

| Table 1          | Table 13. MAX 7000A Device Absolute Maximum Ratings         Note (1) |  |      |      |    |  |  |  |  |  |  |
|------------------|--|--|------|------|----|--|--|--|--|--|--|
| Symbol           | Parameter  | Min  | Max  | Unit |    |  |  |  |  |  |  |
| V <sub>CC</sub>  | Supply voltage   | With respect to ground (2)                             | -0.5 | 4.6  | V  |  |  |  |  |  |  |
| VI               | DC input voltage   |  | -2.0 | 5.75 | V  |  |  |  |  |  |  |
| I <sub>OUT</sub> | DC output current, per pin   |  | -25  | 25   | mA |  |  |  |  |  |  |
| T <sub>STG</sub> | Storage temperature  | No bias  | -65  | 150  | °C |  |  |  |  |  |  |
| T <sub>A</sub>   | Ambient temperature  | Under bias   | -65  | 135  | °C |  |  |  |  |  |  |
| Τ <sub>J</sub>   | Junction temperature   | BGA, FineLine BGA, PQFP, and TQFP packages, under bias |      | 135  | °C |  |  |  |  |  |  |

| Table 1            | 4. MAX 7000A Device Recomm                          | ended Operating Conditions |      |                   |      |
|--------------------|---|----------------------------|------|-------------------|------|
| Symbol             | Parameter   | Conditions                 | Min  | Max               | Unit |
| V <sub>CCINT</sub> | Supply voltage for internal logic and input buffers | (3), (13)                  | 3.0  | 3.6               | V    |
| V <sub>CCIO</sub>  | Supply voltage for output drivers, 3.3-V operation  | (3)                        | 3.0  | 3.6               | V    |
|                    | Supply voltage for output drivers, 2.5-V operation  | (3)                        | 2.3  | 2.7               | V    |
| V <sub>CCISP</sub> | Supply voltage during in-<br>system programming     |                            | 3.0  | 3.6               | V    |
| VI                 | Input voltage                                       | (4)                        | -0.5 | 5.75              | V    |
| Vo                 | Output voltage                                      |                            | 0    | V <sub>CCIO</sub> | V    |
| T <sub>A</sub>     | Ambient temperature                                 | Commercial range           | 0    | 70                | °C   |
|                    |   | Industrial range (5)       | -40  | 85                | °C   |
| TJ                 | Junction temperature                                | Commercial range           | 0    | 90                | °C   |
|                    |   | Industrial range (5)       | -40  | 105               | °C   |
|                    |   | Extended range (5)         | -40  | 130               | °C   |
| t <sub>R</sub>     | Input rise time                                     |                            |      | 40                | ns   |
| t <sub>F</sub>     | Input fall time                                     |                            |      | 40                | ns   |

## Figure 12. MAX 7000A Switching Waveforms



г

| Symbol            | Parameter            | Conditions |     |           | Speed | Grade |     |     | Unit |
|-------------------|----------------------|------------|-----|-----------|-------|-------|-----|-----|------|
|                   |                      | -4 -7      |     | -4 -7 -10 |       |       | 10  |     |      |
|                   |                      |            | Min | Max       | Min   | Max   | Min | Max |      |
| t <sub>IC</sub>   | Array clock delay    |            |     | 1.2       |       | 2.0   |     | 2.5 | ns   |
| t <sub>EN</sub>   | Register enable time |            |     | 0.6       |       | 1.0   |     | 1.2 | ns   |
| t <sub>GLOB</sub> | Global control delay |            |     | 0.8       |       | 1.3   |     | 1.9 | ns   |
| t <sub>PRE</sub>  | Register preset time |            |     | 1.2       |       | 1.9   |     | 2.6 | ns   |
| t <sub>CLR</sub>  | Register clear time  |            |     | 1.2       |       | 1.9   |     | 2.6 | ns   |
| t <sub>PIA</sub>  | PIA delay            | (2)        |     | 0.9       |       | 1.5   |     | 2.1 | ns   |
| t <sub>LPA</sub>  | Low-power adder      | (6)        |     | 2.5       |       | 4.0   |     | 5.0 | ns   |

| Symbol            | Parameter   | Conditions        | Speed Grade |       |     |     |     |      | Unit |
|-------------------|---|-------------------|-------------|-------|-----|-----|-----|------|------|
|                   |   |                   | -           | -4 -7 |     | 7   |     | 10   |      |
|                   |   |                   | Min         | Max   | Min | Max | Min | Max  |      |
| t <sub>IN</sub>   | Input pad and buffer delay  |                   |             | 0.6   |     | 1.1 |     | 1.4  | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                   |             | 0.6   |     | 1.1 |     | 1.4  | ns   |
| t <sub>FIN</sub>  | Fast input delay  |                   |             | 2.5   |     | 3.0 |     | 3.7  | ns   |
| t <sub>SEXP</sub> | Shared expander delay   |                   |             | 1.8   |     | 3.0 |     | 3.9  | ns   |
| t <sub>PEXP</sub> | Parallel expander delay   |                   |             | 0.4   |     | 0.7 |     | 0.9  | ns   |
| t <sub>LAD</sub>  | Logic array delay   |                   |             | 1.5   |     | 2.5 |     | 3.2  | ns   |
| t <sub>LAC</sub>  | Logic control array delay   |                   |             | 0.6   |     | 1.0 |     | 1.2  | ns   |
| t <sub>IOE</sub>  | Internal output enable delay  |                   |             | 0.0   |     | 0.0 |     | 0.0  | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$                  | C1 = 35 pF        |             | 0.8   |     | 1.3 |     | 1.8  | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$                  | C1 = 35 pF<br>(5) |             | 1.3   |     | 1.8 |     | 2.3  | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF        |             | 5.8   |     | 6.3 |     | 6.8  | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 3.3 V$             | C1 = 35 pF        |             | 4.0   |     | 4.0 |     | 5.0  | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 2.5 V$             | C1 = 35 pF<br>(5) |             | 4.5   |     | 4.5 |     | 5.5  | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay,<br>slow slew rate = on<br>$V_{CCIO} = 3.3 V$              | C1 = 35 pF        |             | 9.0   |     | 9.0 |     | 10.0 | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay   | C1 = 5 pF         |             | 4.0   |     | 4.0 |     | 5.0  | ns   |
| t <sub>SU</sub>   | Register setup time   |                   | 1.3         |       | 2.0 |     | 2.9 |      | ns   |
| t <sub>H</sub>    | Register hold time  |                   | 0.6         |       | 1.0 |     | 1.3 |      | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input   |                   | 1.0         |       | 1.5 |     | 1.5 |      | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  |                   | 1.5         |       | 1.5 |     | 1.5 |      | ns   |
| t <sub>RD</sub>   | Register delay  |                   |             | 0.7   |     | 1.2 |     | 1.6  | ns   |
| t <sub>COMB</sub> | Combinatorial delay   |                   |             | 0.6   |     | 0.9 |     | 1.3  | ns   |
| t <sub>IC</sub>   | Array clock delay   |                   |             | 1.2   |     | 1.9 |     | 2.5  | ns   |

Altera Corporation

| Symbol            | Parameter                                 | Conditions        | Speed Grade |     |       |     |      |      |     |  |  |
|-------------------|---|-------------------|-------------|-----|-------|-----|------|------|-----|--|--|
|                   |   |                   |             | 5   | -     | 7   | -1   | 1    |     |  |  |
|                   |   |                   | Min         | Max | Min   | Max | Min  | Max  |     |  |  |
| t <sub>PD1</sub>  | Input to non-<br>registered output        | C1 = 35 pF<br>(2) |             | 5.0 |       | 7.5 |      | 10   | ns  |  |  |
| t <sub>PD2</sub>  | I/O input to non-<br>registered output    | C1 = 35 pF<br>(2) |             | 5.0 |       | 7.5 |      | 10   | ns  |  |  |
| t <sub>SU</sub>   | Global clock setup time                   | (2)               | 3.3         |     | 4.9   |     | 6.6  |      | ns  |  |  |
| t <sub>H</sub>    | Global clock hold time                    | (2)               | 0.0         |     | 0.0   |     | 0.0  |      | ns  |  |  |
| t <sub>FSU</sub>  | Global clock setup<br>time of fast input  |                   | 2.5         |     | 3.0   |     | 3.0  |      | ns  |  |  |
| t <sub>FH</sub>   | Global clock hold time<br>of fast input   |                   | 0.0         |     | 0.0   |     | 0.0  |      | ns  |  |  |
| t <sub>CO1</sub>  | Global clock to output delay              | C1 = 35 pF        | 1.0         | 3.4 | 1.0   | 5.0 | 1.0  | 6.6  | ns  |  |  |
| t <sub>CH</sub>   | Global clock high time                    |                   | 2.0         |     | 3.0   |     | 4.0  |      | ns  |  |  |
| t <sub>CL</sub>   | Global clock low time                     |                   | 2.0         |     | 3.0   |     | 4.0  |      | ns  |  |  |
| t <sub>ASU</sub>  | Array clock setup time                    | (2)               | 1.8         |     | 2.8   |     | 3.8  |      | ns  |  |  |
| t <sub>AH</sub>   | Array clock hold time                     | (2)               | 0.2         |     | 0.3   |     | 0.4  |      | ns  |  |  |
| t <sub>ACO1</sub> | Array clock to output delay               | C1 = 35 pF<br>(2) | 1.0         | 4.9 | 1.0   | 7.1 | 1.0  | 9.4  | ns  |  |  |
| t <sub>ACH</sub>  | Array clock high time                     |                   | 2.0         |     | 3.0   |     | 4.0  |      | ns  |  |  |
| t <sub>ACL</sub>  | Array clock low time                      |                   | 2.0         |     | 3.0   |     | 4.0  |      | ns  |  |  |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset  | (3)               | 2.0         |     | 3.0   |     | 4.0  |      | ns  |  |  |
| t <sub>CNT</sub>  | Minimum global clock<br>period            | (2)               |             | 5.2 |       | 7.7 |      | 10.2 | ns  |  |  |
| fcnt              | Maximum internal global clock frequency   | (2), (4)          | 192.3       |     | 129.9 |     | 98.0 |      | MHz |  |  |
| t <sub>acnt</sub> | Minimum array clock<br>period             | (2)               |             | 5.2 |       | 7.7 |      | 10.2 | ns  |  |  |
| f <sub>acnt</sub> | Maximum internal<br>array clock frequency | (2), (4)          | 192.3       |     | 129.9 |     | 98.0 |      | MHz |  |  |

| Symbol            | Parameter            | Conditions |     | Speed Grade |     |     |     |     |    |  |  |
|-------------------|----------------------|------------|-----|-------------|-----|-----|-----|-----|----|--|--|
|                   |                      |            | -5  |             | -7  |     | -10 |     | -  |  |  |
|                   |                      |            | Min | Max         | Min | Max | Min | Max | 1  |  |  |
| t <sub>IC</sub>   | Array clock delay    |            |     | 1.2         |     | 1.6 |     | 2.1 | ns |  |  |
| t <sub>EN</sub>   | Register enable time |            |     | 0.8         |     | 1.0 |     | 1.3 | ns |  |  |
| t <sub>GLOB</sub> | Global control delay |            |     | 1.0         |     | 1.5 |     | 2.0 | ns |  |  |
| t <sub>PRE</sub>  | Register preset time |            |     | 1.6         |     | 2.3 |     | 3.0 | ns |  |  |
| t <sub>CLR</sub>  | Register clear time  |            |     | 1.6         |     | 2.3 |     | 3.0 | ns |  |  |
| t <sub>PIA</sub>  | PIA delay            | (2)        |     | 1.7         |     | 2.4 |     | 3.2 | ns |  |  |
| t <sub>LPA</sub>  | Low-power adder      | (6)        |     | 4.0         |     | 4.0 |     | 5.0 | ns |  |  |

Г


| Symbol            | Parameter  | Conditions        | Speed Grade |     |     |     |     |      |     |      |    |  |
|-------------------|--|-------------------|-------------|-----|-----|-----|-----|------|-----|------|----|--|
|                   |  |                   | -6          |     | -7  |     | -10 |      | -12 |      | -  |  |
|                   |  |                   | Min         | Max | Min | Max | Min | Max  | Min | Max  | 1  |  |
| t <sub>IN</sub>   | Input pad and buffer delay   |                   |             | 0.6 |     | 0.7 |     | 0.9  |     | 1.1  | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay   |                   |             | 0.6 |     | 0.7 |     | 0.9  |     | 1.1  | ns |  |
| t <sub>FIN</sub>  | Fast input delay   |                   |             | 2.7 |     | 3.1 |     | 3.6  |     | 3.9  | ns |  |
| t <sub>SEXP</sub> | Shared expander delay  |                   |             | 2.5 |     | 3.2 |     | 4.3  |     | 5.1  | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay  |                   |             | 0.7 |     | 0.8 |     | 1.1  |     | 1.3  | ns |  |
| t <sub>LAD</sub>  | Logic array delay  |                   |             | 2.4 |     | 3.0 |     | 4.1  |     | 4.9  | ns |  |
| t <sub>LAC</sub>  | Logic control array delay  |                   |             | 2.4 |     | 3.0 |     | 4.1  |     | 4.9  | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay   |                   |             | 0.0 |     | 0.0 |     | 0.0  |     | 0.0  | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$               | C1 = 35 pF        |             | 0.4 |     | 0.6 |     | 0.7  |     | 0.9  | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad<br>delay, slow slew rate = off<br>$V_{CCIO} = 2.5 V$         | C1 = 35 pF<br>(5) |             | 0.9 |     | 1.1 |     | 1.2  |     | 1.4  | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad<br>delay, slow slew rate = on<br>$V_{CCIO} = 2.5$ V or 3.3 V | C1 = 35 pF        |             | 5.4 |     | 5.6 |     | 5.7  |     | 5.9  | ns |  |
| t <sub>ZX1</sub>  | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$                | C1 = 35 pF        |             | 4.0 |     | 4.0 |     | 5.0  |     | 5.0  | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable<br>delay, slow slew rate = off<br>$V_{CCIO} = 2.5 V$          | C1 = 35 pF<br>(5) |             | 4.5 |     | 4.5 |     | 5.5  |     | 5.5  | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$                 | C1 = 35 pF        |             | 9.0 |     | 9.0 |     | 10.0 |     | 10.0 | ns |  |
| t <sub>XZ</sub>   | Output buffer disable<br>delay   | C1 = 5 pF         |             | 4.0 |     | 4.0 |     | 5.0  |     | 5.0  | ns |  |
| t <sub>SU</sub>   | Register setup time  |                   | 1.9         |     | 2.4 |     | 3.1 |      | 3.8 |      | ns |  |
| t <sub>H</sub>    | Register hold time   |                   | 1.5         |     | 2.2 |     | 3.3 |      | 4.3 |      | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input  |                   | 0.8         |     | 1.1 |     | 1.1 |      | 1.1 |      | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input   |                   | 1.7         |     | 1.9 |     | 1.9 |      | 1.9 |      | ns |  |

| Symbol            | Parameter   | Conditions        | Speed Grade |     |     |     |     |      |     |      |    |  |
|-------------------|---|-------------------|-------------|-----|-----|-----|-----|------|-----|------|----|--|
|                   |   |                   | -6          |     | -7  |     | -10 |      | -12 |      |    |  |
|                   |   |                   | Min         | Max | Min | Max | Min | Max  | Min | Max  |    |  |
| t <sub>IN</sub>   | Input pad and buffer delay  |                   |             | 0.3 |     | 0.4 |     | 0.5  |     | 0.6  | ns |  |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                   |             | 0.3 |     | 0.4 |     | 0.5  |     | 0.6  | ns |  |
| t <sub>FIN</sub>  | Fast input delay  |                   |             | 2.4 |     | 3.0 |     | 3.4  |     | 3.8  | ns |  |
| t <sub>SEXP</sub> | Shared expander delay   |                   |             | 2.8 |     | 3.5 |     | 4.7  |     | 5.6  | ns |  |
| t <sub>PEXP</sub> | Parallel expander delay   |                   |             | 0.5 |     | 0.6 |     | 0.8  |     | 1.0  | ns |  |
| t <sub>LAD</sub>  | Logic array delay   |                   |             | 2.5 |     | 3.1 |     | 4.2  |     | 5.0  | ns |  |
| t <sub>LAC</sub>  | Logic control array delay   |                   |             | 2.5 |     | 3.1 |     | 4.2  |     | 5.0  | ns |  |
| t <sub>IOE</sub>  | Internal output enable delay  |                   |             | 0.2 |     | 0.3 |     | 0.4  |     | 0.5  | ns |  |
| t <sub>OD1</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$              | C1 = 35 pF        |             | 0.3 |     | 0.4 |     | 0.5  |     | 0.6  | ns |  |
| t <sub>OD2</sub>  | Output buffer and pad<br>delay, slow slew rate = off<br>$V_{CCIO} = 2.5 V$        | C1 = 35 pF<br>(5) |             | 0.8 |     | 0.9 |     | 1.0  |     | 1.1  | ns |  |
| t <sub>OD3</sub>  | Output buffer and pad<br>delay slow slew rate = on<br>$V_{CCIO} = 2.5$ V or 3.3 V | C1 = 35 pF        |             | 5.3 |     | 5.4 |     | 5.5  |     | 5.6  | ns |  |
| t <sub>ZX1</sub>  | Output buffer enable<br>delay slow slew rate = off<br>$V_{CCIO} = 3.3 V$          | C1 = 35 pF        |             | 4.0 |     | 4.0 |     | 5.0  |     | 5.0  | ns |  |
| t <sub>ZX2</sub>  | Output buffer enable<br>delay slow slew rate = off<br>$V_{CCIO} = 2.5 V$          | C1 = 35 pF<br>(5) |             | 4.5 |     | 4.5 |     | 5.5  |     | 5.5  | ns |  |
| t <sub>ZX3</sub>  | Output buffer enable<br>delay slow slew rate = on<br>$V_{CCIO} = 2.5$ V or 3.3 V  | C1 = 35 pF        |             | 9.0 |     | 9.0 |     | 10.0 |     | 10.0 | ns |  |
| t <sub>XZ</sub>   | Output buffer disable<br>delay  | C1 = 5 pF         |             | 4.0 |     | 4.0 |     | 5.0  |     | 5.0  | ns |  |
| t <sub>SU</sub>   | Register setup time   |                   | 1.0         |     | 1.3 |     | 1.7 |      | 2.0 |      | ns |  |
| t <sub>H</sub>    | Register hold time  |                   | 1.7         |     | 2.4 |     | 3.7 |      | 4.7 |      | ns |  |
| t <sub>FSU</sub>  | Register setup time of fast input   |                   | 1.2         |     | 1.4 |     | 1.4 |      | 1.4 |      | ns |  |
| t <sub>FH</sub>   | Register hold time of fast input  |                   | 1.3         |     | 1.6 |     | 1.6 |      | 1.6 |      | ns |  |
| t <sub>RD</sub>   | Register delay  |                   |             | 1.6 |     | 2.0 |     | 2.7  |     | 3.2  | ns |  |


Altera Corporation


Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.





#### EPM7128A & EPM7128AE





## Figure 13. I<sub>CC</sub> vs. Frequency for MAX 7000A Devices (Part 2 of 2)


## Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 14 through 23 show the package pin-out diagrams for MAX 7000A devices.

## Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.



Altera Corporation