

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|---|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 7.5 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 2 |
| Number of Macrocells | 32 |
| Number of Gates | 600 |
| Number of I/O | 36 |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-LCC (J-Lead) |
| Supplier Device Package | 44-PLCC (16.59x16.59) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7032aelc44-7n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 7000A devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000A architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000A devices contain from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and high-speed parallel expander product terms, providing up to 32 product terms per macrocell.

MAX 7000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 7000A devices to be used in mixed-voltage systems.

MAX 7000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.



For more information on development tools, see the MAX+PLUS II Programmable Logic Development System & Software Data Sheet and the Quartus Programmable Logic Development System & Software Data Sheet.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The compiler can allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.


Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders, and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

SameFrame Pin-Outs

MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).

Figure 7. SameFrame Pin-Out Example



100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements) 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)



For more information on using the Jam STAPL language, see *Application Note 88* (Using the Jam Language for ISP & ICR via an Embedded Processor) and *Application Note 122* (Using Jam STAPL for ISP & ICR via an Embedded Processor).

ISP circuitry in MAX 7000AE devices is compliant with the IEEE Std. 1532 specification. The IEEE Std. 1532 is a standard developed to allow concurrent ISP between multiple PLD vendors.

Programming Sequence

During in-system programming, instructions, addresses, and data are shifted into the MAX 7000A device through the TDI input pin. Data is shifted out through the TDO output pin and compared against the expected data.

Programming a pattern into the device requires the following six ISP stages. A stand-alone verification of a programmed pattern involves only stages 1, 2, 5, and 6.

- Enter ISP. The enter ISP stage ensures that the I/O pins transition smoothly from user mode to ISP mode. The enter ISP stage requires 1 ms.
- 2. *Check ID*. Before any program or verify process, the silicon ID is checked. The time required to read this silicon ID is relatively small compared to the overall programming time.
- 3. *Bulk Erase*. Erasing the device in-system involves shifting in the instructions to erase the device and applying one erase pulse of 100 ms.
- Program. Programming the device in-system involves shifting in the address and data and then applying the programming pulse to program the EEPROM cells. This process is repeated for each EEPROM address.
- Verify. Verifying an Altera device in-system involves shifting in addresses, applying the read pulse to verify the EEPROM cells, and shifting out the data for comparison. This process is repeated for each EEPROM address.
- 6. Exit ISP. An exit ISP stage ensures that the I/O pins transition smoothly from ISP mode to user mode. The exit ISP stage requires 1 ms.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$$t_{PROG} = t_{PPULSE} + \frac{Cycle_{PTCK}}{f_{TCK}}$$

where: t_{PROG} = Programming time t_{PPULSE} = Sum of the fixed times to erase, program, and

verify the EEPROM cells

 $Cycle_{PTCK}$ = Number of TCK cycles to program a device

= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$$t_{VER} = t_{VPULSE} + \frac{Cycle_{VTCK}}{f_{TCK}}$$

where: t_{VER} = Verify time

 t_{VPULSE} = Sum of the fixed times to verify the EEPROM cells

 $Cycle_{VTCK}$ = Number of TCK cycles to verify a device

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

| Table 9. MAX 7000A Boundary-Scan Register Length | | | | | | | |
|--|-------------------------------|--|--|--|--|--|--|
| Device | Boundary-Scan Register Length | | | | | | |
| EPM7032AE | 96 | | | | | | |
| EPM7064AE | 192 | | | | | | |
| EPM7128A | 288 | | | | | | |
| EPM7128AE | 288 | | | | | | |
| EPM7256A | 480 | | | | | | |
| EPM7256AE | 480 | | | | | | |
| EPM7512AE | 624 | | | | | | |

| Table 10. 32-Bit MAX 7000A Device IDCODENote (1) | | | | | | | | | |
|--|---------------------|-----------------------|--------------------------------------|------------------|--|--|--|--|--|
| Device | | IDCODE (32 E | Bits) | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) | | | | | |
| EPM7032AE | 0001 | 0111 0000 0011 0010 | 00001101110 | 1 | | | | | |
| EPM7064AE | 0001 | 0111 0000 0110 0100 | 00001101110 | 1 | | | | | |
| EPM7128A | 0000 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | |
| EPM7128AE | 0001 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | |
| EPM7256A | 0000 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | |
| EPM7256AE | 0001 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | |
| EPM7512AE | 0001 | 0111 0101 0001 0010 | 00001101110 | 1 | | | | | |

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST.

Open-Drain Output Option

MAX 7000A devices provide an optional open-drain (equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. This output can also provide an additional wired-OR plane.

Open-drain output pins on MAX 7000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high $V_{\rm IH}.$ When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V to meet CMOS $V_{\rm OH}$ requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor.

Programmable Ground Pins

Each unused I/O pin on MAX 7000A devices may be used as an additional ground pin. In EPM7128A and EPM7256A devices, utilizing unused I/O pins as additional ground pins requires using the associated macrocell. In MAX 7000AE devices, this programmable ground feature does not require the use of the associated macrocell; therefore, the buried macrocell is still available for user logic.

Slew-Rate Control

The output buffer for each MAX 7000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Power Sequencing & Hot-Socketing

Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The V_{CCIO} and V_{CCINT} power planes can be powered in any order.

Signals can be driven into MAX 7000AE devices before and during power-up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.

MAX 7000AE device I/O pins will not source or sink more than 300 μA of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V_{CCINT} and V_{CCIO} reach the recommended operating conditions, these two pins are 5.0-V tolerant.

EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.

Design Security

All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.

Generic Testing

MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

Figure 10 shows the typical output drive characteristics of MAX 7000A devices.

3.3 V MAX 7000AE Devices 2.5 V MAX 7000AE Devices 150 150 100 100 V_{CCINT} = 3.3 V Typical I_O Typical I_O $V_{CCINT} = 3.3 V$ Output Output $V_{CCIO} = 3.3 V$ $V_{CCIO} = 2.5 \text{ V}$ Current (mA) Current (mA) Temperature = 25 °C Temperature = 25 °C 50 50 $I_{\cap H}$ 0 VO Output Voltage (V) Vo Output Voltage (V) EPM7128A & EPM7256A Devices 3.3 V 2.5 V EPM7128A & EPM7256A Devices 120 120 I_{OL} I_{OL}

Typical I_O

Output

Temperature = 25°C Current (mA)

V_{CCINT} = 3.3 V

 $V_{CCIO} = 3.3 V$

VO Output Voltage (V)

Figure 10. Output Drive Characteristics of MAX 7000A Devices

Timing Model

Typical I_O

Current (mA)

Output

MAX 7000A device timing can be analyzed with the Altera software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 11. MAX 7000A devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

80

40

V_{CCINT} = 3.3 V


 $V_{CCIO} = 2.5 V$

 I_{OH}

Vo Output Voltage (V)

Temperature = 25 °C

Figure 11. MAX 7000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See Application Note 94 (Understanding MAX 7000 Timing) for more information.

| Symbol | Parameter | Conditions | Speed Grade | | | | | | |
|-------------------|---|-------------------|-------------|-----|-----|-----|-----|------|----|
| | | | - | -4 | | -7 | | -10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{FIN} | Fast input delay | | | 2.3 | | 2.8 | | 3.4 | ns |
| t _{SEXP} | Shared expander delay | | | 1.9 | | 3.1 | | 4.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 1.5 | | 2.5 | | 3.3 | ns |
| t _{LAC} | Logic control array delay | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.8 | | 1.3 | | 1.8 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 1.3 | | 1.8 | | 2.3 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 \text{ V or } 3.3 \text{ V}$ | C1 = 35 pF | | 5.8 | | 6.3 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t_{SU} | Register setup time | | 1.3 | | 2.0 | | 2.8 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.0 | | 1.5 | | 1.5 | | ns |
| t _{FH} | Register hold time of fast input | | 1.5 | | 1.5 | | 1.5 | | ns |
| t _{RD} | Register delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 1.0 | | 1.3 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | |
|-------------------|---|-------------------|-------------|-----|-----|-----|-----|------|----|
| | | | - | -5 | | 7 | -10 | | 1 |
| | | | Min | Max | Min | Max | Min | Max | 1 |
| t_{IN} | Input pad and buffer delay | | | 0.7 | | 0.9 | | 1.2 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 0.9 | | 1.2 | ns |
| t _{FIN} | Fast input delay | | | 2.4 | | 2.9 | | 3.4 | ns |
| t _{SEXP} | Shared expander delay | | | 2.1 | | 2.8 | | 3.7 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.3 | | 0.5 | | 0.6 | ns |
| t_{LAD} | Logic array delay | | | 1.7 | | 2.2 | | 2.8 | ns |
| t _{LAC} | Logic control array delay | | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 0.9 | | 1.2 | | 1.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 1.4 | | 1.7 | | 2.1 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 \text{ V or } 3.3 \text{ V}$ | C1 = 35 pF | | 5.9 | | 6.2 | | 6.6 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t_{SU} | Register setup time | | 1.5 | | 2.1 | | 2.9 | | ns |
| t_H | Register hold time | | 0.7 | | 0.9 | | 1.2 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.1 | | 1.6 | | 1.6 | | ns |
| t _{FH} | Register hold time of fast input | | 1.4 | | 1.4 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 0.9 | | 1.2 | | 1.6 | ns |
| t_{COMB} | Combinatorial delay | | | 0.5 | | 0.8 | | 1.2 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|-------------------|----------------------|------------|-----|-----|-------|-------|-----|-----|------|
| | | | -5 | | -7 | | -10 | | 1 |
| | | | Min | Max | Min | Max | Min | Max | |
| t_{IC} | Array clock delay | | | 1.2 | | 1.6 | | 2.1 | ns |
| t_{EN} | Register enable time | | | 0.8 | | 1.0 | | 1.3 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.5 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 1.6 | | 2.3 | | 3.0 | ns |
| t _{CLR} | Register clear time | | | 1.6 | | 2.3 | | 3.0 | ns |
| t_{PIA} | PIA delay | (2) | | 1.7 | | 2.4 | | 3.2 | ns |
| t_{LPA} | Low-power adder | (6) | | 4.0 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | |
|-------------------|---|-------------------|-------------|-----|-----|------|-----|------|----|
| | | | - | -7 | | -10 | | -12 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 0.9 | | 1.0 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 0.9 | | 1.0 | ns |
| t _{FIN} | Fast input delay | | | 3.1 | | 3.6 | | 4.1 | ns |
| t _{SEXP} | Shared expander delay | | | 2.7 | | 3.5 | | 4.4 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.4 | | 0.5 | | 0.6 | ns |
| t_{LAD} | Logic array delay | | | 2.2 | | 2.8 | | 3.5 | ns |
| t _{LAC} | Logic control array delay | | | 1.0 | | 1.3 | | 1.7 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 1.0 | | 1.5 | | 1.7 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 1.5 | | 2.0 | | 2.2 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 \text{ V or } 3.3 \text{ V}$ | C1 = 35 pF | | 6.0 | | 6.5 | | 6.7 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 4.5 | | 5.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 9.0 | | 10.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 2.1 | | 3.0 | | 3.5 | | ns |
| t _H | Register hold time | | 0.6 | | 8.0 | | 1.0 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.6 | | 1.6 | | 1.6 | | ns |
| t _{FH} | Register hold time of fast input | | 1.4 | | 1.4 | | 1.4 | | ns |
| t_{RD} | Register delay | | | 1.3 | | 1.7 | | 2.1 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 0.8 | | 1.0 | ns |

| Table 2 | 9. EPM7256A External Tir | ning Parame | ters | Note | (1) | | | | | | |
|-------------------|--|-------------------|-------------|------|-------|-----|------|------|------|------|-----|
| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
| | | | -6 | | | 7 - | | 10 | | -12 | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns |
| t _{SU} | Global clock setup time | (2) | 3.7 | | 4.6 | | 6.2 | | 7.4 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.3 | 1.0 | 4.2 | 1.0 | 5.5 | 1.0 | 6.6 | ns |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 0.8 | | 1.0 | | 1.4 | | 1.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 1.9 | | 2.7 | | 4.0 | | 5.1 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 6.2 | 1.0 | 7.8 | 1.0 | 10.3 | 1.0 | 12.4 | ns |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 3.0 | | 4.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 6.4 | | 8.0 | | 10.7 | | 12.8 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 156.3 | | 125.0 | | 93.5 | | 78.1 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 6.4 | | 8.0 | | 10.7 | | 12.8 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 156.3 | | 125.0 | | 93.5 | | 78.1 | | MHz |

Figure 15. 49-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outlines not drawn to scale.




Figure 16. 84-Pin PLCC Package Pin-Out Diagram

Package outline not drawn to scale.




Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 23. 256-Pin FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Revision History

The information contained in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.5 supersedes information published in previous versions.

Version 4.5

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.5:

Updated text in the "Power Sequencing & Hot-Socketing" section.

Version 4.4

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.4:

- Added Tables 5 through 7.
- Added "Programming Sequence" on page 17 and "Programming Times" on page 18.

Version 4.3

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

Version 4.2

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

Version 4.1

The following changes were made in the MAX 7000A Programmable Logic Device Data Sheet version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_reg@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation.

Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

L.S. EN ISO 9001