
# E·XFL

## Altera - EPM7064AEFC100-7N Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

### Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	68
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-FBGA (11x11)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=epm7064aefc100-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1. MAX 700	OA Device Featur	es			
Feature	EPM7032AE	EPM7064AE	EPM7128AE	EPM7256AE	EPM7512AE
Usable gates	600	1,250	2,500	5,000	10,000
Macrocells	32	64	128	256	512
Logic array blocks	2	4	8	16	32
Maximum user I/O pins	36	68	100	164	212
t <sub>PD</sub> (ns)	4.5	4.5	5.0	5.5	7.5
t <sub>SU</sub> (ns)	2.9	2.8	3.3	3.9	5.6
t <sub>FSU</sub> (ns)	2.5	2.5	2.5	2.5	3.0
t <sub>CO1</sub> (ns)	3.0	3.1	3.4	3.5	4.7
f <sub>CNT</sub> (MHz)	227.3	222.2	192.3	172.4	116.3

# ...and More Features

- 4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz
- MultiVolt<sup>™</sup> I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
- Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), spacesaving FineLine BGA<sup>™</sup>, and plastic J-lead chip carrier (PLCC) packages
- Supports hot-socketing in MAX 7000AE devices
- Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
- PCI-compatible
- Bus-friendly architecture, including programmable slew-rate control
- Open-drain output option
- Programmable macrocell registers with individual clear, preset, clock, and clock enable controls
- Programmable power-up states for macrocell registers in MAX 7000AE devices
- Programmable power-saving mode for 50% or greater power reduction in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- 6 to 10 pin- or logic-driven output enable signals
- Two global clock signals with optional inversion
- Enhanced interconnect resources for improved routability
- Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
- Programmable output slew-rate control
- Programmable ground pins

The MAX 7000A architecture supports 100% transistor-to-transistor logic (TTL) emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices including PALs, GALs, and 22V10s devices. MAX 7000A devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, Ultra FineLine BGA, PQFP, and TQFP packages. See Table 3 and Table 4.

Table 3. MAX 700	OA Maximum U	lser I/O Pins	Note (1)					
Device	44-Pin PLCC	44-Pin TQFP	49-Pin Ultra FineLine BGA (2)	84-Pin PLCC	100-Pin TQFP	100-Pin FineLine BGA (3)		
EPM7032AE	36	36						
EPM7064AE	36	36	41		68	68		
EPM7128A				68	84	84		
EPM7128AE				68	84	84		
EPM7256A					84			
EPM7256AE					84	84		
EPM7512AE								

Table 4. MAX 7000	Table 4. MAX 7000A Maximum User I/O Pins     Note (1)									
Device	144-Pin TQFP	169-Pin Ultra FineLine BGA (2)	208-Pin PQFP	256-Pin BGA	256-Pin FineLine BGA (3)					
EPM7032AE										
EPM7064AE										
EPM7128A	100				100					
EPM7128AE	100	100			100					
EPM7256A	120		164		164					
EPM7256AE	120		164		164					
EPM7512AE	120		176	212	212					

#### Notes to tables:

- (1) When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O pins become JTAG pins.
- (2) All Ultra FineLine BGA packages are footprint-compatible via the SameFrame<sup>TM</sup> feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.
- (3) All FineLine BGA packages are footprint-compatible via the SameFrame feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The compiler can allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders, and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

# SameFrame Pin-Outs


MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).





Printed Circuit Board Designed for 256-Pin FineLine BGA Package



 100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

# Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo Bit<sup>TM</sup> option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t}_{ACL}$ , and  $\mathbf{t_{CPPW}}$  parameters.

# Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

# MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 3.0 V incur a slightly greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

Table 12. MAX 70	00A Multi	Volt I/O Si	upport				
V <sub>CCIO</sub> Voltage Input Signal (V) Output Signal (V)							
	2.5	3.3	5.0	2.5	3.3	5.0	
2.5	$\checkmark$	<ul> <li></li> </ul>	<ul> <li></li> </ul>	<ul> <li></li> </ul>			
3.3	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$	

Power Sequencing & Hot-Socketing	Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000AE devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.
	MAX 7000AE device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V <sub>CCINT</sub> and V <sub>CCIO</sub> reach the recommended operating conditions, these two pins are 5.0-V tolerant.
	EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.
Design Security	All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

Table 1	4. MAX 7000A Device Recomm	ended Operating Conditions			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CCINT</sub>	Supply voltage for internal logic and input buffers	(3), (13)	3.0	3.6	V
V <sub>CCIO</sub>	Supply voltage for output drivers, 3.3-V operation	(3)	3.0	3.6	V
	Supply voltage for output drivers, 2.5-V operation	(3)	2.3	2.7	V
V <sub>CCISP</sub>	Supply voltage during in- system programming		3.0	3.6	V
VI	Input voltage	(4)	-0.5	5.75	V
Vo	Output voltage		0	V <sub>CCIO</sub>	V
T <sub>A</sub>	Ambient temperature	Commercial range	0	70	°C
		Industrial range (5)	-40	85	°C
TJ	Junction temperature	Commercial range	0	90	°C
		Industrial range (5)	-40	105	°C
		Extended range (5)	-40	130	°C
t <sub>R</sub>	Input rise time			40	ns
t <sub>F</sub>	Input fall time			40	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7		10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		1.2		1.5	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		1.2		1.5	ns
t <sub>FIN</sub>	Fast input delay			2.3		2.8		3.4	ns
t <sub>SEXP</sub>	Shared expander delay			1.9		3.1		4.0	ns
t <sub>PEXP</sub>	Parallel expander delay			0.5		0.8		1.0	ns
t <sub>LAD</sub>	Logic array delay			1.5		2.5		3.3	ns
t <sub>LAC</sub>	Logic control array delay			0.6		1.0		1.2	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.3		2.0		2.8		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Register hold time of fast input		1.5		1.5		1.5		ns
t <sub>RD</sub>	Register delay			0.7		1.2		1.5	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		1.0		1.3	ns

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7		10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.6		1.1		1.4	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t <sub>FIN</sub>	Fast input delay			2.5		3.0		3.7	ns
t <sub>SEXP</sub>	Shared expander delay			1.8		3.0		3.9	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.7		0.9	ns
t <sub>LAD</sub>	Logic array delay			1.5		2.5		3.2	ns
t <sub>LAC</sub>	Logic control array delay			0.6		1.0		1.2	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.3		2.0		2.9		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		1.0		1.5		1.5		ns
t <sub>FH</sub>	Register hold time of fast input		1.5		1.5		1.5		ns
t <sub>RD</sub>	Register delay			0.7		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		0.9		1.3	ns
t <sub>IC</sub>	Array clock delay			1.2		1.9		2.5	ns

Altera Corporation

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-{	5	-	7	-10		
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns
t <sub>SU</sub>	Global clock setup time	(2)	3.9		5.2		6.9		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.5	1.0	4.8	1.0	6.4	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	2.0		2.7		3.6		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.5		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	5.4	1.0	7.3	1.0	9.7	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		5.8		7.9		10.5	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	172.4		126.6		95.2		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		5.8		7.9		10.5	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	172.4		126.6		95.2		MHz

г

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	5	-	7		10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		0.9		1.2	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		0.9		1.2	ns
t <sub>FIN</sub>	Fast input delay			2.4		2.9		3.4	ns
t <sub>SEXP</sub>	Shared expander delay			2.1		2.8		3.7	ns
t <sub>PEXP</sub>	Parallel expander delay			0.3		0.5		0.6	ns
t <sub>LAD</sub>	Logic array delay			1.7		2.2		2.8	ns
t <sub>LAC</sub>	Logic control array delay			0.8		1.0		1.3	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.2		1.6	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.4		1.7		2.1	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.9		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.5		2.1		2.9		ns
t <sub>H</sub>	Register hold time		0.7		0.9		1.2		ns
t <sub>FSU</sub>	Register setup time of fast input		1.1		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		1.4		ns
t <sub>RD</sub>	Register delay			0.9		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.5		0.8		1.2	ns

7

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	7	-'	10	-	12	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		0.9		1.0	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		0.9		1.0	ns
t <sub>FIN</sub>	Fast input delay			3.1		3.6		4.1	ns
t <sub>SEXP</sub>	Shared expander delay			2.7		3.5		4.4	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.5		0.6	ns
t <sub>LAD</sub>	Logic array delay			2.2		2.8		3.5	ns
t <sub>LAC</sub>	Logic control array delay			1.0		1.3		1.7	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5		1.7	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.5		2.0		2.2	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5		6.7	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		5.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		5.0		5.0	ns
t <sub>SU</sub>	Register setup time		2.1		3.0		3.5		ns
t <sub>H</sub>	Register hold time		0.6		0.8		1.0		ns
t <sub>FSU</sub>	Register setup time of fast input		1.6		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		1.4		ns
t <sub>RD</sub>	Register delay			1.3		1.7		2.1	ns
t <sub>COMB</sub>	Combinatorial delay			0.6		0.8		1.0	ns

Г

Symbol	Parameter	Conditions	Speed Grade									
			-6		-7		-10		-12			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.6		0.7		0.9		1.1	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.6		0.7		0.9		1.1	ns	
t <sub>FIN</sub>	Fast input delay			2.7		3.1		3.6		3.9	ns	
t <sub>SEXP</sub>	Shared expander delay			2.5		3.2		4.3		5.1	ns	
t <sub>PEXP</sub>	Parallel expander delay			0.7		0.8		1.1		1.3	ns	
t <sub>LAD</sub>	Logic array delay			2.4		3.0		4.1		4.9	ns	
t <sub>LAC</sub>	Logic control array delay			2.4		3.0		4.1		4.9	ns	
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0		0.0	ns	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.4		0.6		0.7		0.9	ns	
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.9		1.1		1.2		1.4	ns	
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.4		5.6		5.7		5.9	ns	
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns	
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0		10.0	ns	
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns	
t <sub>SU</sub>	Register setup time		1.9		2.4		3.1		3.8		ns	
t <sub>H</sub>	Register hold time		1.5		2.2		3.3		4.3		ns	
t <sub>FSU</sub>	Register setup time of fast input		0.8		1.1		1.1		1.1		ns	
t <sub>FH</sub>	Register hold time of fast input		1.7		1.9		1.9		1.9		ns	

Symbol	Parameter	Conditions		Speed Grade								
			-6		-7		-10		-12			
			Min	Мах	Min	Мах	Min	Мах	Min	Max		
t <sub>RD</sub>	Register delay			1.7		2.1		2.8		3.3	ns	
t <sub>COMB</sub>	Combinatorial delay			1.7		2.1		2.8		3.3	ns	
t <sub>IC</sub>	Array clock delay			2.4		3.0		4.1		4.9	ns	
t <sub>EN</sub>	Register enable time			2.4		3.0		4.1		4.9	ns	
t <sub>GLOB</sub>	Global control delay			1.0		1.2		1.7		2.0	ns	
t <sub>PRE</sub>	Register preset time			3.1		3.9		5.2		6.2	ns	
t <sub>CLR</sub>	Register clear time			3.1		3.9		5.2		6.2	ns	
t <sub>PIA</sub>	PIA delay	(2)		0.9		1.1		1.5		1.8	ns	
t <sub>LPA</sub>	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns	

Symbol	Parameter	Conditions	Speed Grade									
			-6		-7		-10		-12			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>IN</sub>	Input pad and buffer delay			0.3		0.4		0.5		0.6	ns	
t <sub>IO</sub>	I/O input pad and buffer delay			0.3		0.4		0.5		0.6	ns	
t <sub>FIN</sub>	Fast input delay			2.4		3.0		3.4		3.8	ns	
t <sub>SEXP</sub>	Shared expander delay			2.8		3.5		4.7		5.6	ns	
t <sub>PEXP</sub>	Parallel expander delay			0.5		0.6		0.8		1.0	ns	
t <sub>LAD</sub>	Logic array delay			2.5		3.1		4.2		5.0	ns	
t <sub>LAC</sub>	Logic control array delay			2.5		3.1		4.2		5.0	ns	
t <sub>IOE</sub>	Internal output enable delay			0.2		0.3		0.4		0.5	ns	
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.3		0.4		0.5		0.6	ns	
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.8		0.9		1.0		1.1	ns	
t <sub>OD3</sub>	Output buffer and pad delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.3		5.4		5.5		5.6	ns	
t <sub>ZX1</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns	
t <sub>ZX2</sub>	Output buffer enable delay slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns	
t <sub>ZX3</sub>	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		9.0		9.0		10.0		10.0	ns	
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns	
t <sub>SU</sub>	Register setup time		1.0		1.3		1.7		2.0		ns	
t <sub>H</sub>	Register hold time		1.7		2.4		3.7		4.7		ns	
t <sub>FSU</sub>	Register setup time of fast input		1.2		1.4		1.4		1.4		ns	
t <sub>FH</sub>	Register hold time of fast input		1.3		1.6		1.6		1.6		ns	
t <sub>RD</sub>	Register delay			1.6		2.0		2.7		3.2	ns	

Altera Corporation

Symbol	Parameter	Conditions	Speed Grade								
			-6		-7		-10		-12		1
			Min	Мах	Min	Max	Min	Мах	Min	Max	
t <sub>COMB</sub>	Combinatorial delay			1.6		2.0		2.7		3.2	ns
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.5		5.4	ns
t <sub>EN</sub>	Register enable time			2.5		3.1		4.2		5.0	ns
t <sub>GLOB</sub>	Global control delay			1.1		1.4		1.8		2.2	ns
t <sub>PRE</sub>	Register preset time			2.3		2.9		3.8		4.6	ns
t <sub>CLR</sub>	Register clear time			2.3		2.9		3.8		4.6	ns
t <sub>PIA</sub>	PIA delay	(2)		1.3		1.6		2.1		2.6	ns
t <sub>LPA</sub>	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns

### Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1)

#### Notes to tables:

 These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.

- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions:  $V_{CCIO} = 2.5 \pm 0.2$  V for commercial and industrial use.
- (6) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in low-power mode.

# Power Consumption

Supply power (P) versus frequency ( $f_{MAX}$ , in MHz) for MAX 7000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$ 

The P<sub>IO</sub> value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The  $I_{CCINT}$  value depends on the switching frequency and the application logic. The  $I_{CCINT}$  value is calculated with the following equation:

I<sub>CCINT</sub> =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ 

Figure 17. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 18. 100-Pin FineLine BGA Package Pin-Out Diagram



#### Figure 19. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.





Figure 20. 169-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



### Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.

