# E·XFL

# Intel - EPM7064AELC44-4 Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	4.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	36
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7064aelc44-4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlaster<sup>TM</sup> serial/universal serial bus (USB) communications cable, ByteBlasterMV<sup>TM</sup> parallel port download cable, and BitBlaster<sup>TM</sup> serial download cable, as well as programming hardware from third-party manufacturers and any Jam<sup>TM</sup> STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File- (.svf) capable in-circuit tester

# General Description

MAX 7000A (including MAX 7000AE) devices are high-density, highperformance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROMbased MAX 7000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 7000A devices in the -4, -5, -6, -7, and some -10 speed grades are compatible with the timing requirements for 33 MHz operation of the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2*. See Table 2.

Table 2. MAX 7000A Speed Grades										
Device		Speed Grade								
	-4	-5	-6	-7	-10	-12				
EPM7032AE	~			~	~					
EPM7064AE	$\checkmark$			$\checkmark$	~					
EPM7128A			<ul> <li>Image: A set of the set of the</li></ul>	~	~	~				
EPM7128AE		~		~	~					
EPM7256A			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$				
EPM7256AE		$\checkmark$		$\checkmark$	$\checkmark$					
EPM7512AE				$\checkmark$	$\checkmark$	~				



Figure 1. MAX 7000A Device Block Diagram

#### Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables. EPM7512AE devices have 10 output enables.

### Logic Array Blocks

The MAX 7000A device architecture is based on the linking of high-performance LABs. LABs consist of 16-macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times

#### Macrocells

MAX 7000A macrocells can be individually configured for either sequential or combinatorial logic operation. The macrocells consist of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Figure 2 shows a MAX 7000A macrocell.



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

# **Expander Product Terms**

Although most logic functions can be implemented with the five product terms available in each macrocell, more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 7000A architecture also offers both shareable and parallel expander product terms that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

### Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ( $t_{SEXP}$ ) is incurred when shareable expanders are used. Figure 3 shows how shareable expanders can feed multiple macrocells.



Shareable expanders can be shared by any or all macrocells in an LAB.



# SameFrame Pin-Outs

MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).





Printed Circuit Board Designed for 256-Pin FineLine BGA Package



 

 100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

TADIE 6. MAX TUUUA	TABLE O. WAA TODOA JTAG HISHUCHONS							
JTAG Instruction	Description							
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins							
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins							
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation							
IDCODE	Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO							
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only							
UESCODE	These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only.							
ISP Instructions	These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment.							

# Table 8. MAX 7000A JTAG Instructions

# Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo Bit<sup>TM</sup> option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t}_{ACL}$ , and  $\mathbf{t_{CPPW}}$  parameters.

# Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

# MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 3.0 V incur a slightly greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

Table 12. MAX 7000A MultiVolt I/O Support									
V <sub>CCIO</sub> Voltage Input Signal (V) Output Signal (V)									
	2.5 3.3 5.0 2.5 3.3 5.0								
2.5	~	~	~	$\checkmark$					
3.3	$\checkmark$	$\checkmark$	$\checkmark$		$\checkmark$	$\checkmark$			

Power Sequencing & Hot-Socketing	Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000AE devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.
	MAX 7000AE device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V <sub>CCINT</sub> and V <sub>CCIO</sub> reach the recommended operating conditions, these two pins are 5.0-V tolerant.
	EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.
Design Security	All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

# Figure 12. MAX 7000A Switching Waveforms



Table 20. EPM7064AE Internal Timing Parameters (Part 2 of 2)       Note (1)									
Symbol	Parameter	Conditions	Speed Grade Unit						
			-4 -7 -10						
			Min	Max	Min	Max	Min	Max	
t <sub>EN</sub>	Register enable time			0.6		1.0		1.2	ns
t <sub>GLOB</sub>	Global control delay			1.0		1.5		2.2	ns
t <sub>PRE</sub>	Register preset time			1.3		2.1		2.9	ns
t <sub>CLR</sub>	Register clear time			1.3		2.1		2.9	ns
t <sub>PIA</sub>	PIA delay	(2)		1.0		1.7		2.3	ns
t <sub>LPA</sub>	Low-power adder	(6)		3.5		4.0		5.0	ns

E

Table 22. EPM7128AE Internal Timing Parameters (Part 2 of 2)       Note (1)									
Symbol	Parameter	Conditions	Speed Grade						Unit
			-5 -7 -10		-5 -7			10	
			Min	Max	Min	Max	Min	Max	
t <sub>EN</sub>	Register enable time			0.7		1.0		1.3	ns
t <sub>GLOB</sub>	Global control delay			1.1		1.6		2.0	ns
t <sub>PRE</sub>	Register preset time			1.4		2.0		2.7	ns
t <sub>CLR</sub>	Register clear time			1.4		2.0		2.7	ns
t <sub>PIA</sub>	PIA delay	(2)		1.4		2.0		2.6	ns
t <sub>LPA</sub>	Low-power adder	(6)		4.0		4.0		5.0	ns

г

Symbol	Parameter	Conditions	Speed Grade						Unit
-			-	-5 -7		7	-	10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		0.9		1.2	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		0.9		1.2	ns
t <sub>FIN</sub>	Fast input delay			2.4		2.9		3.4	ns
t <sub>SEXP</sub>	Shared expander delay			2.1		2.8		3.7	ns
t <sub>PEXP</sub>	Parallel expander delay			0.3		0.5		0.6	ns
t <sub>LAD</sub>	Logic array delay			1.7		2.2		2.8	ns
t <sub>LAC</sub>	Logic control array delay			0.8		1.0		1.3	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.9		1.2		1.6	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.4		1.7		2.1	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.9		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t <sub>XZ</sub>	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.5		2.1		2.9		ns
t <sub>H</sub>	Register hold time		0.7		0.9		1.2		ns
t <sub>FSU</sub>	Register setup time of fast input		1.1		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		1.4		ns
t <sub>RD</sub>	Register delay			0.9		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.5		0.8		1.2	ns

-

Table 25. EPM7512AE External Timing Parameters       Note (1)										
Symbol	Parameter	Conditions		Speed Grade I						
			-	7	-	10	-1	2		
			Min	Max	Min	Max	Min	Max		
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		7.5		10.0		12.0	ns	
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF <i>(</i> 2 <i>)</i>		7.5		10.0		12.0	ns	
t <sub>SU</sub>	Global clock setup time	(2)	5.6		7.6		9.1		ns	
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns	
t <sub>FSU</sub>	Global clock setup time of fast input		3.0		3.0		3.0		ns	
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns	
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	1.0	7.5	ns	
t <sub>CH</sub>	Global clock high time		3.0		4.0		5.0		ns	
t <sub>CL</sub>	Global clock low time		3.0		4.0		5.0		ns	
t <sub>ASU</sub>	Array clock setup time	(2)	2.5		3.5		4.1		ns	
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.4		ns	
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	7.8	1.0	10.4	1.0	12.5	ns	
t <sub>ACH</sub>	Array clock high time		3.0		4.0		5.0		ns	
t <sub>ACL</sub>	Array clock low time		3.0		4.0		5.0		ns	
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	3.0		4.0		5.0		ns	
t <sub>CNT</sub>	Minimum global clock period	(2)		8.6		11.5		13.9	ns	
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	116.3		87.0		71.9		MHz	
t <sub>acnt</sub>	Minimum array clock period	(2)		8.6		11.5		13.9	ns	
facnt	Maximum internal array clock frequency	(2), (4)	116.3		87.0		71.9		MHz	

E

Table 26. EPM7512AE Internal Timing Parameters (Part 2 of 2)       Note (1)									
Symbol	Parameter	Conditions	Speed Grade 1						
			-7 -10 -12					12	
			Min	Max	Min	Max	Min	Max	
t <sub>IC</sub>	Array clock delay			1.8		2.3		2.9	ns
t <sub>EN</sub>	Register enable time			1.0		1.3		1.7	ns
t <sub>GLOB</sub>	Global control delay			1.7		2.2		2.7	ns
t <sub>PRE</sub>	Register preset time			1.0		1.4		1.7	ns
t <sub>CLR</sub>	Register clear time			1.0		1.4		1.7	ns
t <sub>PIA</sub>	PIA delay	(2)		3.0		4.0		4.8	ns
t <sub>LPA</sub>	Low-power adder	(6)		4.5		5.0		5.0	ns

The parameters in this equation are:

MC <sub>TON</sub>	=	Number of macrocells with the Turbo Bit option turned
		on, as reported in the MAX+PLUS II Report File (.rpt)
MC <sub>DEV</sub>	=	Number of macrocells in the device
MC <sub>USED</sub>	=	Total number of macrocells in the design, as reported in
		the Report File
f <sub>MAX</sub>	=	Highest clock frequency to the device
togLC	=	Average percentage of logic cells toggling at each clock
-20		(typically 12.5%)
A, B, C	=	Constants, shown in Table 31

Table 31. MAX 7000A I <sub>CC</sub> Equation Constants									
Device	A	В	C						
EPM7032AE	0.71	0.30	0.014						
EPM7064AE	0.71	0.30	0.014						
EPM7128A	0.71	0.30	0.014						
EPM7128AE	0.71	0.30	0.014						
EPM7256A	0.71	0.30	0.014						
EPM7256AE	0.71	0.30	0.014						
EPM7512AE	0.71	0.30	0.014						

This calculation provides an  $I_{CC}$  estimate based on typical conditions using a pattern of a 16-bit, loadable, enabled, up/down counter in each LAB with no output load. Actual  $I_{CC}$  should be verified during operation because this measurement is sensitive to the actual pattern in the device and the environmental operating conditions.

#### Figure 19. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.



Figure 20. 169-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



# Figure 21. 208-Pin PQFP Package Pin-Out Diagram

Package outline not drawn to scale.



### Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.



### Version 4.3

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

# Version 4.2

The following changes were made in the *MAX* 7000A Programmable Logic Device Data Sheet version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

### Version 4.1

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_req@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera valtera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. **Ex. EN ISO 9001** 

101 111 100 000

Altera Corporation