

Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

| Details | |
|---------------------------------|--|
| Product Status | Obsolete |
| Programmable Type | In System Programmable |
| Delay Time tpd(1) Max | 10 ns |
| Voltage Supply - Internal | 3V ~ 3.6V |
| Number of Logic Elements/Blocks | 4 |
| Number of Macrocells | 64 |
| Number of Gates | 1250 |
| Number of I/O | 36 |
| Operating Temperature | -40°C ~ 130°C (TJ) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/intel/epm7064aeta44-10n |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The MAX 7000A architecture supports 100% transistor-to-transistor logic (TTL) emulation and high-density integration of SSI, MSI, and LSI logic functions. It easily integrates multiple devices including PALs, GALs, and 22V10s devices. MAX 7000A devices are available in a wide range of packages, including PLCC, BGA, FineLine BGA, Ultra FineLine BGA, PQFP, and TQFP packages. See Table 3 and Table 4.

| Table 3. MAX 70 | 100A Maximum L | lser I/O Pins | Note (1) | | | |
|-----------------|----------------|---------------|-------------------------------------|-------------|-----------------|--------------------------------|
| Device | 44-Pin PLCC | 44-Pin TQFP | 49-Pin Ultra FineLine BGA (2) | 84-Pin PLCC | 100-Pin TQFP | 100-Pin FineLine BGA (3) |
| EPM7032AE | 36 | 36 | | | | |
| EPM7064AE | 36 | 36 | 41 | | 68 | 68 |
| EPM7128A | | | | 68 | 84 | 84 |
| EPM7128AE | | | | 68 | 84 | 84 |
| EPM7256A | | | | | 84 | |
| EPM7256AE | | | | | 84 | 84 |
| EPM7512AE | | | | | | |

| Table 4. MAX 7000. | Table 4. MAX 7000A Maximum User I/O Pins Note (1) | | | | | | | | | | |
|--------------------|---|-----------------------------------|--------------|-------------|-----------------------------|--|--|--|--|--|--|
| Device | 144-Pin TQFP | 169-Pin Ultra FineLine BGA (2) | 208-Pin PQFP | 256-Pin BGA | 256-Pin FineLine BGA (3) | | | | | | |
| EPM7032AE | | | | | | | | | | | |
| EPM7064AE | | | | | | | | | | | |
| EPM7128A | 100 | | | | 100 | | | | | | |
| EPM7128AE | 100 | 100 | | | 100 | | | | | | |
| EPM7256A | 120 | | 164 | | 164 | | | | | | |
| EPM7256AE | 120 | | 164 | | 164 | | | | | | |
| EPM7512AE | 120 | | 176 | 212 | 212 | | | | | | |

Notes to tables:

- When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O pins become JTAG pins.
- (2) All Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.
- (3) All FineLine BGA packages are footprint-compatible via the SameFrame feature. Therefore, designers can design a board to support a variety of devices, providing a flexible migration path across densities and pin counts. Device migration is fully supported by Altera development tools. See "SameFrame Pin-Outs" on page 15 for more details.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.


Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

Figure 4. MAX 7000A Parallel Expanders

Unused product terms in a macrocell can be allocated to a neighboring macrocell.



Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

PIA

6 or 10 Global
Output Enable Signals (1)

OE Select Multiplexer

VCC

VCC

OE Select Multiplexer

VCC

Slew-Rate Control

Fast Input to
Macrocell
Register

To PIA

Figure 6. I/O Control Block of MAX 7000A Devices

Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enable signals. EPM7512AE devices have 10 output enable signals.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.


The MAX 7000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

SameFrame Pin-Outs

MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ball-count packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).

Figure 7. SameFrame Pin-Out Example



100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)

256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

| Table 8. MAX 7000A | JTAG Instructions |
|--------------------|--|
| JTAG Instruction | Description |
| SAMPLE/PRELOAD | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins |
| EXTEST | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins |
| BYPASS | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation |
| IDCODE | Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO |
| USERCODE | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only |
| UESCODE | These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only. |
| ISP Instructions | These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment. |

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

| Table 9. MAX 7000A Boundary-So | can Register Length |
|--------------------------------|-------------------------------|
| Device | Boundary-Scan Register Length |
| EPM7032AE | 96 |
| EPM7064AE | 192 |
| EPM7128A | 288 |
| EPM7128AE | 288 |
| EPM7256A | 480 |
| EPM7256AE | 480 |
| EPM7512AE | 624 |

| Table 10. 32 | Table 10. 32-Bit MAX 7000A Device IDCODE Note (1) | | | | | | | | | | |
|--------------|---|-----------------------|--------------------------------------|------------------|--|--|--|--|--|--|--|
| Device | | IDCODE (32 Bits) | | | | | | | | | |
| | Version (4 Bits) | Part Number (16 Bits) | Manufacturer's Identity (11 Bits) | 1 (1 Bit) (2) | | | | | | | |
| EPM7032AE | 0001 | 0111 0000 0011 0010 | 00001101110 | 1 | | | | | | | |
| EPM7064AE | 0001 | 0111 0000 0110 0100 | 00001101110 | 1 | | | | | | | |
| EPM7128A | 0000 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | | | |
| EPM7128AE | 0001 | 0111 0001 0010 1000 | 00001101110 | 1 | | | | | | | |
| EPM7256A | 0000 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | | | |
| EPM7256AE | 0001 | 0111 0010 0101 0110 | 00001101110 | 1 | | | | | | | |
| EPM7512AE | 0001 | 0111 0101 0001 0010 | 00001101110 | 1 | | | | | | | |

Notes:

- (1) The most significant bit (MSB) is on the left.
- (2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices) for more information on JTAG BST.




Figure 8 shows timing information for the JTAG signals.

Table 11 shows the JTAG timing parameters and values for MAX 7000A devices.

| Table 1 | 1. JTAG Timing Parameters & Values for MAX 70 | 00A De | vices No | ote (1) |
|-------------------|--|--------|----------|---------|
| Symbol | Parameter | Min | Max | Unit |
| t _{JCP} | TCK clock period | 100 | | ns |
| t _{JCH} | TCK clock high time | 50 | | ns |
| t _{JCL} | TCK clock low time | 50 | | ns |
| t _{JPSU} | JTAG port setup time | 20 | | ns |
| t _{JPH} | JTAG port hold time | 45 | | ns |
| t _{JPCO} | JTAG port clock to output | | 25 | ns |
| t _{JPZX} | JTAG port high impedance to valid output | | 25 | ns |
| t _{JPXZ} | JTAG port valid output to high impedance | | 25 | ns |
| t _{JSSU} | Capture register setup time | 20 | | ns |
| t _{JSH} | Capture register hold time | 45 | | ns |
| t _{JSCO} | Update register clock to output | | 25 | ns |
| t _{JSZX} | Update register high impedance to valid output | | 25 | ns |
| t _{JSXZ} | Update register valid output to high impedance | | 25 | ns |

Note:

⁽¹⁾ Timing parameters shown in this table apply for all specified VCCIO levels.

Open-Drain Output Option

MAX 7000A devices provide an optional open-drain (equivalent to open-collector) output for each I/O pin. This open-drain output enables the device to provide system-level control signals (e.g., interrupt and write enable signals) that can be asserted by any of several devices. This output can also provide an additional wired-OR plane.

Open-drain output pins on MAX 7000A devices (with a pull-up resistor to the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high $V_{\rm IH}.$ When the open-drain pin is active, it will drive low. When the pin is inactive, the resistor will pull up the trace to 5.0 V to meet CMOS $V_{\rm OH}$ requirements. The open-drain pin will only drive low or tri-state; it will never drive high. The rise time is dependent on the value of the pull-up resistor and load impedance. The $I_{\rm OL}$ current specification should be considered when selecting a pull-up resistor.

Programmable Ground Pins


Each unused I/O pin on MAX 7000A devices may be used as an additional ground pin. In EPM7128A and EPM7256A devices, utilizing unused I/O pins as additional ground pins requires using the associated macrocell. In MAX 7000AE devices, this programmable ground feature does not require the use of the associated macrocell; therefore, the buried macrocell is still available for user logic.

Slew-Rate Control

The output buffer for each MAX 7000A I/O pin has an adjustable output slew rate that can be configured for low-noise or high-speed performance. A faster slew rate provides high-speed transitions for high-performance systems. However, these fast transitions may introduce noise transients into the system. A slow slew rate reduces system noise, but adds a nominal delay of 4 to 5 ns. When the configuration cell is turned off, the slew rate is set for low-noise performance. Each I/O pin has an individual EEPROM bit that controls the slew rate, allowing designers to specify the slew rate on a pin-by-pin basis. The slew rate control affects both the rising and falling edges of the output signal.

Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests must not be performed under AC conditions. Large-amplitude, fast-groundcurrent transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between the device ground pin and the test system ground, significant reductions in observable noise immunity can result. Numbers in brackets are for 2.5-V outputs. Numbers without brackets are for 3.3-V outputs.



Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

| Table 1 | Table 13. MAX 7000A Device Absolute Maximum Ratings Note (1) | | | | | | | | | | |
|------------------|--|--|------|------|------|--|--|--|--|--|--|
| Symbol | Parameter | Conditions | Min | Max | Unit | | | | | | |
| V _{CC} | Supply voltage | With respect to ground (2) | -0.5 | 4.6 | V | | | | | | |
| VI | DC input voltage | | -2.0 | 5.75 | V | | | | | | |
| I _{OUT} | DC output current, per pin | | -25 | 25 | mA | | | | | | |
| T _{STG} | Storage temperature | No bias | -65 | 150 | °C | | | | | | |
| T _A | Ambient temperature | Under bias | -65 | 135 | °C | | | | | | |
| TJ | Junction temperature | BGA, FineLine BGA, PQFP, and TQFP packages, under bias | | 135 | °C | | | | | | |

Figure 10 shows the typical output drive characteristics of MAX 7000A devices.

3.3 V MAX 7000AE Devices 2.5 V MAX 7000AE Devices 150 150 100 100 V_{CCINT} = 3.3 V Typical I_O Typical I_O $V_{CCINT} = 3.3 V$ Output Output $V_{CCIO} = 3.3 V$ $V_{CCIO} = 2.5 \text{ V}$ Current (mA) Current (mA) Temperature = 25 °C Temperature = 25 °C 50 50 $I_{\cap H}$ 0 VO Output Voltage (V) Vo Output Voltage (V) EPM7128A & EPM7256A Devices 3.3 V 2.5 V EPM7128A & EPM7256A Devices 120 120 I_{OL} I_{OL} 80 Typical I_O V_{CCINT} = 3.3 V Typical I_O V_{CCINT} = 3.3 V Output Output $V_{CCIO} = 3.3 V$ $V_{CCIO} = 2.5 V$ Temperature = 25°C Current (mA) Current (mA) Temperature = 25 °C

Figure 10. Output Drive Characteristics of MAX 7000A Devices

V_O Output Voltage (V)

Timing Model

MAX 7000A device timing can be analyzed with the Altera software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 11. MAX 7000A devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

40

 I_{OH}

Vo Output Voltage (V)

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|-------------------|---|-------------------|-------------|-----|-----|-----|-----|------|------|
| | | | - | -4 | | ·7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{FIN} | Fast input delay | | | 2.3 | | 2.8 | | 3.4 | ns |
| t _{SEXP} | Shared expander delay | | | 1.9 | | 3.1 | | 4.0 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 1.5 | | 2.5 | | 3.3 | ns |
| t _{LAC} | Logic control array delay | | | 0.6 | | 1.0 | | 1.2 | ns |
| t _{IOE} | Internal output enable delay | | | 0.0 | | 0.0 | | 0.0 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.8 | | 1.3 | | 1.8 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 1.3 | | 1.8 | | 2.3 | ns |
| t _{OD3} | Output buffer and pad delay, slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.8 | | 6.3 | | 6.8 | ns |
| t _{ZX1} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 \text{ V}$ | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 \text{ V}$ | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.3 | | 2.0 | | 2.8 | | ns |
| t _H | Register hold time | | 0.6 | | 1.0 | | 1.3 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.0 | | 1.5 | | 1.5 | | ns |
| t _{FH} | Register hold time of fast input | | 1.5 | | 1.5 | | 1.5 | | ns |
| t_{RD} | Register delay | | | 0.7 | | 1.2 | | 1.5 | ns |
| t _{COMB} | Combinatorial delay | | | 0.6 | | 1.0 | | 1.3 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|------------------|----------------------|------------|-----------|-----|-------|-------|-----|-----|------|
| | | | -4 -7 -10 | | -10 | | | | |
| | | | Min | Max | Min | Max | Min | Max | |
| t _{IC} | Array clock delay | | | 1.2 | | 2.0 | | 2.5 | ns |
| t _{EN} | Register enable time | | | 0.6 | | 1.0 | | 1.2 | ns |
| t_{GLOB} | Global control delay | | | 0.8 | | 1.3 | | 1.9 | ns |
| t _{PRE} | Register preset time | | | 1.2 | | 1.9 | | 2.6 | ns |
| t _{CLR} | Register clear time | | | 1.2 | | 1.9 | | 2.6 | ns |
| t_{PIA} | PIA delay | (2) | | 0.9 | | 1.5 | | 2.1 | ns |
| t_{LPA} | Low-power adder | (6) | | 2.5 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | | | Speed | Grade | | | Unit |
|------------------|----------------------|------------|-----|------|-------|-------|-----|-----|------|
| | | | - | -5 - | | -7 · | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | |
| t_{EN} | Register enable time | | | 0.7 | | 1.0 | | 1.3 | ns |
| t_{GLOB} | Global control delay | | | 1.1 | | 1.6 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t _{CLR} | Register clear time | | | 1.4 | | 2.0 | | 2.7 | ns |
| t_{PIA} | PIA delay | (2) | | 1.4 | | 2.0 | | 2.6 | ns |
| t_{LPA} | Low-power adder | (6) | | 4.0 | | 4.0 | | 5.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | Unit |
|-------------------|--|-------------------|-------------|-----|-------|-----|------|------|------|
| | | | -! | -5 | | -7 | | 10 | |
| | | | Min | Max | Min | Max | Min | Max | 1 |
| t _{PD1} | Input to non- registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10 | ns |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 5.5 | | 7.5 | | 10 | ns |
| t _{SU} | Global clock setup time | (2) | 3.9 | | 5.2 | | 6.9 | | ns |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | ns |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | ns |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.5 | 1.0 | 4.8 | 1.0 | 6.4 | ns |
| t _{CH} | Global clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CL} | Global clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ASU} | Array clock setup time | (2) | 2.0 | | 2.7 | | 3.6 | | ns |
| t _{AH} | Array clock hold time | (2) | 0.2 | | 0.3 | | 0.5 | | ns |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 5.4 | 1.0 | 7.3 | 1.0 | 9.7 | ns |
| t _{ACH} | Array clock high time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{ACL} | Array clock low time | | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 2.0 | | 3.0 | | 4.0 | | ns |
| t _{CNT} | Minimum global clock period | (2) | | 5.8 | | 7.9 | | 10.5 | ns |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 172.4 | | 126.6 | | 95.2 | | MHz |
| t _{ACNT} | Minimum array clock period | (2) | | 5.8 | | 7.9 | | 10.5 | ns |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 172.4 | | 126.6 | | 95.2 | | MHz |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | |
|------------------|----------------------|------------|-------------|-----|-----|-----|-----|-----|----|--|
| | | | -7 | | -10 | | -12 | | | |
| | | | Min | Max | Min | Max | Min | Max | 1 | |
| t _{IC} | Array clock delay | | | 1.8 | | 2.3 | | 2.9 | ns | |
| t _{EN} | Register enable time | | | 1.0 | | 1.3 | | 1.7 | ns | |
| t_{GLOB} | Global control delay | | | 1.7 | | 2.2 | | 2.7 | ns | |
| t _{PRE} | Register preset time | | | 1.0 | | 1.4 | | 1.7 | ns | |
| t _{CLR} | Register clear time | | | 1.0 | | 1.4 | | 1.7 | ns | |
| t_{PIA} | PIA delay | (2) | | 3.0 | | 4.0 | | 4.8 | ns | |
| t_{LPA} | Low-power adder | (6) | | 4.5 | | 5.0 | | 5.0 | ns | |


| Symbol | Parameter | Conditions | | Speed Grade | | | | | | | | | |
|-------------------|--|-------------------|-------|-------------|-------|-----|------|------|------|------|-----|--|--|
| | | | -6 | | -7 | | -10 | | -12 | | | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| t _{PD1} | Input to non-registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns | | |
| t _{PD2} | I/O input to non- registered output | C1 = 35 pF (2) | | 6.0 | | 7.5 | | 10.0 | | 12.0 | ns | | |
| t _{SU} | Global clock setup time | (2) | 4.2 | | 5.3 | | 7.0 | | 8.5 | | ns | | |
| t _H | Global clock hold time | (2) | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{FSU} | Global clock setup time of fast input | | 2.5 | | 3.0 | | 3.0 | | 3.0 | | ns | | |
| t _{FH} | Global clock hold time of fast input | | 0.0 | | 0.0 | | 0.0 | | 0.0 | | ns | | |
| t _{CO1} | Global clock to output delay | C1 = 35 pF | 1.0 | 3.7 | 1.0 | 4.6 | 1.0 | 6.1 | 1.0 | 7.3 | ns | | |
| t _{CH} | Global clock high time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns | | |
| t _{CL} | Global clock low time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns | | |
| t _{ASU} | Array clock setup time | (2) | 1.9 | | 2.4 | | 3.1 | | 3.8 | | ns | | |
| t _{AH} | Array clock hold time | (2) | 1.5 | | 2.2 | | 3.3 | | 4.3 | | ns | | |
| t _{ACO1} | Array clock to output delay | C1 = 35 pF (2) | 1.0 | 6.0 | 1.0 | 7.5 | 1.0 | 10.0 | 1.0 | 12.0 | ns | | |
| t _{ACH} | Array clock high time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns | | |
| t _{ACL} | Array clock low time | | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns | | |
| t _{CPPW} | Minimum pulse width for clear and preset | (3) | 3.0 | | 3.0 | | 4.0 | | 5.0 | | ns | | |
| t _{CNT} | Minimum global clock period | (2) | | 6.9 | | 8.6 | | 11.5 | | 13.8 | ns | | |
| f _{CNT} | Maximum internal global clock frequency | (2), (4) | 144.9 | | 116.3 | | 87.0 | | 72.5 | | MHz | | |
| t _{ACNT} | Minimum array clock period | (2) | | 6.9 | | 8.6 | | 11.5 | | 13.8 | ns | | |
| f _{ACNT} | Maximum internal array clock frequency | (2), (4) | 144.9 | | 116.3 | | 87 | | 72.5 | | MHz | | |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|----------------------|------------|-------------|------|-----|------|-----|------|-----|------|----|
| | | | -6 | | -7 | | -10 | | -12 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{RD} | Register delay | | | 1.7 | | 2.1 | | 2.8 | | 3.3 | ns |
| t _{COMB} | Combinatorial delay | | | 1.7 | | 2.1 | | 2.8 | | 3.3 | ns |
| t _{IC} | Array clock delay | | | 2.4 | | 3.0 | | 4.1 | | 4.9 | ns |
| t _{EN} | Register enable time | | | 2.4 | | 3.0 | | 4.1 | | 4.9 | ns |
| t _{GLOB} | Global control delay | | | 1.0 | | 1.2 | | 1.7 | | 2.0 | ns |
| t _{PRE} | Register preset time | | | 3.1 | | 3.9 | | 5.2 | | 6.2 | ns |
| t _{CLR} | Register clear time | | | 3.1 | | 3.9 | | 5.2 | | 6.2 | ns |
| t _{PIA} | PIA delay | (2) | | 0.9 | | 1.1 | | 1.5 | | 1.8 | ns |
| t_{LPA} | Low-power adder | (6) | | 11.0 | | 10.0 | | 10.0 | | 10.0 | ns |

| Symbol | Parameter | Conditions | Speed Grade | | | | | | | | |
|-------------------|--|-------------------|-------------|-----|-----|-----|-----|------|-----|------|----|
| | | | -6 | | -7 | | -10 | | -12 | | |
| | | | Min | Max | Min | Max | Min | Max | Min | Max | |
| t _{IN} | Input pad and buffer delay | | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{IO} | I/O input pad and buffer delay | | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t_{FIN} | Fast input delay | | | 2.4 | | 3.0 | | 3.4 | | 3.8 | ns |
| t _{SEXP} | Shared expander delay | | | 2.8 | | 3.5 | | 4.7 | | 5.6 | ns |
| t _{PEXP} | Parallel expander delay | | | 0.5 | | 0.6 | | 0.8 | | 1.0 | ns |
| t_{LAD} | Logic array delay | | | 2.5 | | 3.1 | | 4.2 | | 5.0 | ns |
| t _{LAC} | Logic control array delay | | | 2.5 | | 3.1 | | 4.2 | | 5.0 | ns |
| t _{IOE} | Internal output enable delay | | | 0.2 | | 0.3 | | 0.4 | | 0.5 | ns |
| t _{OD1} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 0.3 | | 0.4 | | 0.5 | | 0.6 | ns |
| t _{OD2} | Output buffer and pad delay, slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF (5) | | 0.8 | | 0.9 | | 1.0 | | 1.1 | ns |
| t _{OD3} | Output buffer and pad delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 5.3 | | 5.4 | | 5.5 | | 5.6 | ns |
| t _{ZX1} | Output buffer enable delay slow slew rate = off V _{CCIO} = 3.3 V | C1 = 35 pF | | 4.0 | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{ZX2} | Output buffer enable delay slow slew rate = off V _{CCIO} = 2.5 V | C1 = 35 pF (5) | | 4.5 | | 4.5 | | 5.5 | | 5.5 | ns |
| t _{ZX3} | Output buffer enable delay slow slew rate = on V _{CCIO} = 2.5 V or 3.3 V | C1 = 35 pF | | 9.0 | | 9.0 | | 10.0 | | 10.0 | ns |
| t_{XZ} | Output buffer disable delay | C1 = 5 pF | | 4.0 | | 4.0 | | 5.0 | | 5.0 | ns |
| t _{SU} | Register setup time | | 1.0 | | 1.3 | | 1.7 | | 2.0 | | ns |
| t _H | Register hold time | | 1.7 | | 2.4 | | 3.7 | | 4.7 | | ns |
| t _{FSU} | Register setup time of fast input | | 1.2 | | 1.4 | | 1.4 | | 1.4 | | ns |
| t _{FH} | Register hold time of fast input | | 1.3 | | 1.6 | | 1.6 | | 1.6 | | ns |
| t_{RD} | Register delay | | | 1.6 | | 2.0 | | 2.7 | | 3.2 | ns |

Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.

Figure 13. I_{CC} vs. Frequency for MAX 7000A Devices (Part 1 of 2)



EPM7128A & EPM7128AE

