
# E·XFL

### Intel - EPM7064AETC44-4N Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### Applications of Embedded - CPLDs

### Details

| Product Status                  | Obsolete  |
|---------------------------------|---|
| Programmable Type               | In System Programmable                                      |
| Delay Time tpd(1) Max           | 4.5 ns  |
| Voltage Supply - Internal       | 3V ~ 3.6V   |
| Number of Logic Elements/Blocks | 4   |
| Number of Macrocells            | 64  |
| Number of Gates                 | 1250  |
| Number of I/O                   | 36  |
| Operating Temperature           | 0°C ~ 70°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 44-TQFP   |
| Supplier Device Package         | 44-TQFP (10x10)   |
| Purchase URL                    | https://www.e-xfl.com/product-detail/intel/epm7064aetc44-4n |
|                                 |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 7000A devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000A architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000A devices contain from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and highspeed parallel expander product terms, providing up to 32 product terms per macrocell.

MAX 7000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 7000A devices to be used in mixed-voltage systems.

MAX 7000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

•••

For more information on development tools, see the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* and the *Quartus Programmable Logic Development System & Software Data Sheet*.

### **Expander Product Terms**


Although most logic functions can be implemented with the five product terms available in each macrocell, more complex logic functions require additional product terms. Another macrocell can be used to supply the required logic resources. However, the MAX 7000A architecture also offers both shareable and parallel expander product terms that provide additional product terms directly to any macrocell in the same LAB. These expanders help ensure that logic is synthesized with the fewest possible logic resources to obtain the fastest possible speed.

### Shareable Expanders

Each LAB has 16 shareable expanders that can be viewed as a pool of uncommitted single product terms (one from each macrocell) with inverted outputs that feed back into the logic array. Each shareable expander can be used and shared by any or all macrocells in the LAB to build complex logic functions. A small delay ( $t_{SEXP}$ ) is incurred when shareable expanders are used. Figure 3 shows how shareable expanders can feed multiple macrocells.




Shareable expanders can be shared by any or all macrocells in an LAB.



### Figure 4. MAX 7000A Parallel Expanders





### Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

### SameFrame Pin-Outs


MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).





Printed Circuit Board Designed for 256-Pin FineLine BGA Package



 100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

| Device       | Progra                  | mming                 | Stand-Alone             | Verification          |
|--------------|-------------------------|-----------------------|-------------------------|-----------------------|
|              | t <sub>PPULSE</sub> (s) | Cycle <sub>PTCK</sub> | t <sub>VPULSE</sub> (s) | Cycle <sub>VTCK</sub> |
| EPM7032AE    | 2.00                    | 55,000                | 0.002                   | 18,000                |
| EPM7064AE    | 2.00                    | 105,000               | 0.002                   | 35,000                |
| EPM7128AE    | 2.00                    | 205,000               | 0.002                   | 68,000                |
| EPM7256AE    | 2.00                    | 447,000               | 0.002                   | 149,000               |
| EPM7512AE    | 2.00                    | 890,000               | 0.002                   | 297,000               |
| EPM7128A (1) | 5.11                    | 832,000               | 0.03                    | 528,000               |
| EPM7256A (1) | 6.43                    | 1,603,000             | 0.03                    | 1,024,000             |

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

| Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies |        |       |       |       |         |         |         |        |       |
|---|--------|-------|-------|-------|---------|---------|---------|--------|-------|
| Device  |        |       |       | f     | тск     |         |         |        | Units |
|   | 10 MHz | 5 MHz | 2 MHz | 1 MHz | 500 kHz | 200 kHz | 100 kHz | 50 kHz |       |
| EPM7032AE   | 2.01   | 2.01  | 2.03  | 2.06  | 2.11    | 2.28    | 2.55    | 3.10   | S     |
| EPM7064AE   | 2.01   | 2.02  | 2.05  | 2.11  | 2.21    | 2.53    | 3.05    | 4.10   | s     |
| EPM7128AE   | 2.02   | 2.04  | 2.10  | 2.21  | 2.41    | 3.03    | 4.05    | 6.10   | s     |
| EPM7256AE   | 2.05   | 2.09  | 2.23  | 2.45  | 2.90    | 4.24    | 6.47    | 10.94  | s     |
| EPM7512AE   | 2.09   | 2.18  | 2.45  | 2.89  | 3.78    | 6.45    | 10.90   | 19.80  | s     |
| EPM7128A (1)  | 5.19   | 5.27  | 5.52  | 5.94  | 6.77    | 9.27    | 13.43   | 21.75  | S     |
| EPM7256A (1)  | 6.59   | 6.75  | 7.23  | 8.03  | 9.64    | 14.45   | 22.46   | 38.49  | S     |

| Table 8. MAX 7000A | JIAG Instructions  |
|--------------------|--|
| JTAG Instruction   | Description  |
| SAMPLE/PRELOAD     | Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins  |
| EXTEST             | Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins  |
| BYPASS             | Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation  |
| IDCODE             | Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO  |
| USERCODE           | Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only   |
| UESCODE            | These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only.   |
| ISP Instructions   | These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment. |

# Table 8. MAX 7000A JTAG Instructions

### Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo Bit<sup>TM</sup> option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder ( $t_{LPA}$ ) for the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t}_{ACL}$ , and  $\mathbf{t_{CPPW}}$  parameters.

# Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

### MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V<sub>CCIO</sub> levels lower than 3.0 V incur a slightly greater timing delay of  $t_{OD2}$  instead of  $t_{OD1}$ . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

| Table 12. MAX 7000A MultiVolt I/O Support |                  |              |              |                   |              |              |  |  |  |
|---|------------------|--------------|--------------|-------------------|--------------|--------------|--|--|--|
| V <sub>CCIO</sub> Voltage                 | Input Signal (V) |              |              | Output Signal (V) |              |              |  |  |  |
|   | 2.5              | 3.3          | 5.0          | 2.5               | 3.3          | 5.0          |  |  |  |
| 2.5                                       | $\checkmark$     | $\checkmark$ | $\checkmark$ | $\checkmark$      |              |              |  |  |  |
| 3.3                                       | $\checkmark$     | $\checkmark$ | $\checkmark$ |                   | $\checkmark$ | $\checkmark$ |  |  |  |

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

#### Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

## Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

| Table 13. MAX 7000A Device Absolute Maximum Ratings       Note (1) |                            |  |      |      |      |  |  |  |  |
|--|----------------------------|--|------|------|------|--|--|--|--|
| Symbol   | Parameter                  | Conditions   | Min  | Max  | Unit |  |  |  |  |
| V <sub>CC</sub>  | Supply voltage             | With respect to ground (2)                             | -0.5 | 4.6  | V    |  |  |  |  |
| VI   | DC input voltage           |  | -2.0 | 5.75 | V    |  |  |  |  |
| I <sub>OUT</sub>   | DC output current, per pin |  | -25  | 25   | mA   |  |  |  |  |
| T <sub>STG</sub>   | Storage temperature        | No bias  | -65  | 150  | °C   |  |  |  |  |
| T <sub>A</sub>   | Ambient temperature        | Under bias   | -65  | 135  | °C   |  |  |  |  |
| Τ <sub>J</sub>   | Junction temperature       | BGA, FineLine BGA, PQFP, and TQFP packages, under bias |      | 135  | °C   |  |  |  |  |

| Table 1          | 5. MAX 7000A Device DC Opera          | ating Conditions Note (6)                                       |                         |      |      |
|------------------|---------------------------------------|---|-------------------------|------|------|
| Symbol           | Parameter                             | Conditions  | Min                     | Max  | Unit |
| VIH              | High-level input voltage              |   | 1.7                     | 5.75 | V    |
| V <sub>IL</sub>  | Low-level input voltage               |   | -0.5                    | 0.8  | V    |
| V <sub>OH</sub>  | 3.3-V high-level TTL output voltage   | $I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)      | 2.4                     |      | V    |
|                  | 3.3-V high-level CMOS output voltage  | I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V<br>(7) | V <sub>CCIO</sub> – 0.2 |      | V    |
|                  | 2.5-V high-level output voltage       | I <sub>OH</sub> = -100 μA DC, V <sub>CCIO</sub> = 2.30 V<br>(7) | 2.1                     |      | V    |
|                  |                                       | $I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)      | 2.0                     |      | V    |
|                  |                                       | $I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V} (7)$ 1.7  | 1.7                     |      | V    |
| V <sub>OL</sub>  | 3.3-V low-level TTL output voltage    | I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 3.00 V (8)       |                         | 0.45 | V    |
|                  | 3.3-V low-level CMOS output voltage   | $I_{OL}$ = 0.1 mA DC, $V_{CCIO}$ = 3.00 V (8)                   |                         | 0.2  | V    |
|                  | 2.5-V low-level output voltage        | $I_{OL}$ = 100 µA DC, $V_{CCIO}$ = 2.30 V (8)                   |                         | 0.2  | V    |
|                  |                                       | I <sub>OL</sub> = 1 mA DC, V <sub>CCIO</sub> = 2.30 V (8)       |                         | 0.4  | V    |
|                  |                                       | I <sub>OL</sub> = 2 mA DC, V <sub>CCIO</sub> = 2.30 V (8)       |                         | 0.7  | V    |
| I <sub>I</sub>   | Input leakage current                 | $V_{I} = -0.5$ to 5.5 V (9)                                     | -10                     | 10   | μΑ   |
| I <sub>OZ</sub>  | Tri-state output off-state<br>current | $V_{I} = -0.5$ to 5.5 V (9)                                     | -10                     | 10   | μΑ   |
| R <sub>ISP</sub> | Value of I/O pin pull-up resistor     | V <sub>CCIO</sub> = 3.0 to 3.6 V (10)                           | 20                      | 50   | kΩ   |
|                  | during in-system programming          | V <sub>CCIO</sub> = 2.3 to 2.7 V (10)                           | 30                      | 80   | kΩ   |
|                  | or during power-up                    | V <sub>CCIO</sub> = 2.3 to 3.6 V (11)                           | 20                      | 74   | kΩ   |

| Table 1          | 6. MAX 7000A Device Capacital | nce Note (12)                       |     |     |      |
|------------------|-------------------------------|-------------------------------------|-----|-----|------|
| Symbol           | Parameter                     | Conditions                          | Min | Max | Unit |
| C <sub>IN</sub>  | Input pin capacitance         | V <sub>IN</sub> = 0 V, f = 1.0 MHz  |     | 8   | pF   |
| C <sub>I/O</sub> | I/O pin capacitance           | V <sub>OUT</sub> = 0 V, f = 1.0 MHz |     | 8   | pF   |

| Symbol            | Parameter   | Conditions        |     |     | Speed | Grade |     |      | Unit |
|-------------------|---|-------------------|-----|-----|-------|-------|-----|------|------|
|                   |   |                   | -   | 4   | -     | 7     |     | 10   |      |
|                   |   |                   | Min | Max | Min   | Max   | Min | Max  |      |
| t <sub>IN</sub>   | Input pad and buffer delay  |                   |     | 0.7 |       | 1.2   |     | 1.5  | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                   |     | 0.7 |       | 1.2   |     | 1.5  | ns   |
| t <sub>FIN</sub>  | Fast input delay  |                   |     | 2.3 |       | 2.8   |     | 3.4  | ns   |
| t <sub>SEXP</sub> | Shared expander delay   |                   |     | 1.9 |       | 3.1   |     | 4.0  | ns   |
| t <sub>PEXP</sub> | Parallel expander delay   |                   |     | 0.5 |       | 0.8   |     | 1.0  | ns   |
| t <sub>LAD</sub>  | Logic array delay   |                   |     | 1.5 |       | 2.5   |     | 3.3  | ns   |
| t <sub>LAC</sub>  | Logic control array delay   |                   |     | 0.6 |       | 1.0   |     | 1.2  | ns   |
| t <sub>IOE</sub>  | Internal output enable delay  |                   |     | 0.0 |       | 0.0   |     | 0.0  | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$                        | C1 = 35 pF        |     | 0.8 |       | 1.3   |     | 1.8  | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$                        | C1 = 35 pF<br>(5) |     | 1.3 |       | 1.8   |     | 2.3  | ns   |
| t <sub>OD3</sub>  | Output buffer and pad<br>delay, slow slew rate = on<br>$V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF        |     | 5.8 |       | 6.3   |     | 6.8  | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 3.3 V$                   | C1 = 35 pF        |     | 4.0 |       | 4.0   |     | 5.0  | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 2.5 V$                   | C1 = 35 pF<br>(5) |     | 4.5 |       | 4.5   |     | 5.5  | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay,<br>slow slew rate = on<br>$V_{CCIO} = 3.3 V$                    | C1 = 35 pF        |     | 9.0 |       | 9.0   |     | 10.0 | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay   | C1 = 5 pF         |     | 4.0 |       | 4.0   |     | 5.0  | ns   |
| t <sub>SU</sub>   | Register setup time   |                   | 1.3 |     | 2.0   |       | 2.8 |      | ns   |
| t <sub>H</sub>    | Register hold time  |                   | 0.6 |     | 1.0   |       | 1.3 |      | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input   |                   | 1.0 |     | 1.5   |       | 1.5 |      | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  |                   | 1.5 |     | 1.5   |       | 1.5 |      | ns   |
| t <sub>RD</sub>   | Register delay  |                   |     | 0.7 |       | 1.2   |     | 1.5  | ns   |
| t <sub>COMB</sub> | Combinatorial delay   |                   |     | 0.6 |       | 1.0   |     | 1.3  | ns   |

| Symbol            | Parameter                                | Conditions        |       |     | Speed | Grade |       |      | Unit |
|-------------------|--|-------------------|-------|-----|-------|-------|-------|------|------|
|                   |  |                   | -4    | 4   | -     | 7     | -1    | 0    |      |
|                   |  |                   | Min   | Max | Min   | Max   | Min   | Max  | 1    |
| t <sub>PD1</sub>  | Input to non-<br>registered output       | C1 = 35 pF<br>(2) |       | 4.5 |       | 7.5   |       | 10.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-<br>registered output   | C1 = 35 pF<br>(2) |       | 4.5 |       | 7.5   |       | 10.0 | ns   |
| t <sub>SU</sub>   | Global clock setup time                  | (2)               | 2.8   |     | 4.7   |       | 6.2   |      | ns   |
| t <sub>H</sub>    | Global clock hold time                   | (2)               | 0.0   |     | 0.0   |       | 0.0   |      | ns   |
| t <sub>FSU</sub>  | Global clock setup time of fast input    |                   | 2.5   |     | 3.0   |       | 3.0   |      | ns   |
| t <sub>FH</sub>   | Global clock hold time<br>of fast input  |                   | 0.0   |     | 0.0   |       | 0.0   |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay             | C1 = 35 pF        | 1.0   | 3.1 | 1.0   | 5.1   | 1.0   | 7.0  | ns   |
| t <sub>CH</sub>   | Global clock high time                   |                   | 2.0   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>CL</sub>   | Global clock low time                    |                   | 2.0   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                   | (2)               | 1.6   |     | 2.6   |       | 3.6   |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                    | (2)               | 0.3   |     | 0.4   |       | 0.6   |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay              | C1 = 35 pF<br>(2) | 1.0   | 4.3 | 1.0   | 7.2   | 1.0   | 9.6  | ns   |
| t <sub>ACH</sub>  | Array clock high time                    |                   | 2.0   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                     |                   | 2.0   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset | (3)               | 2.0   |     | 3.0   |       | 4.0   |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock<br>period           | (2)               |       | 4.5 |       | 7.4   |       | 10.0 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency  | (2), (4)          | 222.2 |     | 135.1 |       | 100.0 |      | MHz  |
| t <sub>acnt</sub> | Minimum array clock<br>period            | (2)               |       | 4.5 |       | 7.4   |       | 10.0 | ns   |
| f <sub>acnt</sub> | Maximum internal array clock frequency   | (2), (4)          | 222.2 |     | 135.1 |       | 100.0 |      | MHz  |

| Symbol            | Parameter   | Conditions        |     |     | Speed | Grade |     |      | Unit |
|-------------------|---|-------------------|-----|-----|-------|-------|-----|------|------|
|                   |   |                   | -   | 4   | -     | 7     |     | 10   |      |
|                   |   |                   | Min | Max | Min   | Max   | Min | Max  |      |
| t <sub>IN</sub>   | Input pad and buffer delay  |                   |     | 0.6 |       | 1.1   |     | 1.4  | ns   |
| t <sub>IO</sub>   | I/O input pad and buffer delay  |                   |     | 0.6 |       | 1.1   |     | 1.4  | ns   |
| t <sub>FIN</sub>  | Fast input delay  |                   |     | 2.5 |       | 3.0   |     | 3.7  | ns   |
| t <sub>SEXP</sub> | Shared expander delay   |                   |     | 1.8 |       | 3.0   |     | 3.9  | ns   |
| t <sub>PEXP</sub> | Parallel expander delay   |                   |     | 0.4 |       | 0.7   |     | 0.9  | ns   |
| t <sub>LAD</sub>  | Logic array delay   |                   |     | 1.5 |       | 2.5   |     | 3.2  | ns   |
| t <sub>LAC</sub>  | Logic control array delay   |                   |     | 0.6 |       | 1.0   |     | 1.2  | ns   |
| t <sub>IOE</sub>  | Internal output enable delay  |                   |     | 0.0 |       | 0.0   |     | 0.0  | ns   |
| t <sub>OD1</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$                  | C1 = 35 pF        |     | 0.8 |       | 1.3   |     | 1.8  | ns   |
| t <sub>OD2</sub>  | Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$                  | C1 = 35 pF<br>(5) |     | 1.3 |       | 1.8   |     | 2.3  | ns   |
| t <sub>OD3</sub>  | Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$ | C1 = 35 pF        |     | 5.8 |       | 6.3   |     | 6.8  | ns   |
| t <sub>ZX1</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 3.3 V$             | C1 = 35 pF        |     | 4.0 |       | 4.0   |     | 5.0  | ns   |
| t <sub>ZX2</sub>  | Output buffer enable delay,<br>slow slew rate = off<br>$V_{CCIO} = 2.5 V$             | C1 = 35 pF<br>(5) |     | 4.5 |       | 4.5   |     | 5.5  | ns   |
| t <sub>ZX3</sub>  | Output buffer enable delay,<br>slow slew rate = on<br>$V_{CCIO} = 3.3 V$              | C1 = 35 pF        |     | 9.0 |       | 9.0   |     | 10.0 | ns   |
| t <sub>XZ</sub>   | Output buffer disable delay   | C1 = 5 pF         |     | 4.0 |       | 4.0   |     | 5.0  | ns   |
| t <sub>SU</sub>   | Register setup time   |                   | 1.3 |     | 2.0   |       | 2.9 |      | ns   |
| t <sub>H</sub>    | Register hold time  |                   | 0.6 |     | 1.0   |       | 1.3 |      | ns   |
| t <sub>FSU</sub>  | Register setup time of fast input   |                   | 1.0 |     | 1.5   |       | 1.5 |      | ns   |
| t <sub>FH</sub>   | Register hold time of fast input  |                   | 1.5 |     | 1.5   |       | 1.5 |      | ns   |
| t <sub>RD</sub>   | Register delay  |                   |     | 0.7 |       | 1.2   |     | 1.6  | ns   |
| t <sub>COMB</sub> | Combinatorial delay   |                   |     | 0.6 |       | 0.9   |     | 1.3  | ns   |
| t <sub>IC</sub>   | Array clock delay   |                   |     | 1.2 |       | 1.9   |     | 2.5  | ns   |

Altera Corporation

| Table 20. EPM7064AE Internal Timing Parameters (Part 2 of 2)       Note (1) |                      |            |             |     |     |     |     |     |      |
|---|----------------------|------------|-------------|-----|-----|-----|-----|-----|------|
| Symbol  | Parameter            | Conditions | Speed Grade |     |     |     |     |     | Unit |
|   |                      |            | -4 -7       |     | -   | -10 |     |     |      |
|   |                      |            | Min         | Max | Min | Max | Min | Max |      |
| t <sub>EN</sub>   | Register enable time |            |             | 0.6 |     | 1.0 |     | 1.2 | ns   |
| t <sub>GLOB</sub>   | Global control delay |            |             | 1.0 |     | 1.5 |     | 2.2 | ns   |
| t <sub>PRE</sub>  | Register preset time |            |             | 1.3 |     | 2.1 |     | 2.9 | ns   |
| t <sub>CLR</sub>  | Register clear time  |            |             | 1.3 |     | 2.1 |     | 2.9 | ns   |
| t <sub>PIA</sub>  | PIA delay            | (2)        |             | 1.0 |     | 1.7 |     | 2.3 | ns   |
| t <sub>LPA</sub>  | Low-power adder      | (6)        |             | 3.5 |     | 4.0 |     | 5.0 | ns   |

E


| Table 22. EPM7128AE Internal Timing Parameters (Part 2 of 2)       Note (1) |                      |            |     |             |     |     |     |     |    |
|---|----------------------|------------|-----|-------------|-----|-----|-----|-----|----|
| Symbol  | Parameter            | Conditions |     | Speed Grade |     |     |     |     |    |
|   |                      |            | -5  |             | -7  |     | -10 |     |    |
|   |                      |            | Min | Max         | Min | Max | Min | Max |    |
| t <sub>EN</sub>   | Register enable time |            |     | 0.7         |     | 1.0 |     | 1.3 | ns |
| t <sub>GLOB</sub>   | Global control delay |            |     | 1.1         |     | 1.6 |     | 2.0 | ns |
| t <sub>PRE</sub>  | Register preset time |            |     | 1.4         |     | 2.0 |     | 2.7 | ns |
| t <sub>CLR</sub>  | Register clear time  |            |     | 1.4         |     | 2.0 |     | 2.7 | ns |
| t <sub>PIA</sub>  | PIA delay            | (2)        |     | 1.4         |     | 2.0 |     | 2.6 | ns |
| t <sub>LPA</sub>  | Low-power adder      | (6)        |     | 4.0         |     | 4.0 |     | 5.0 | ns |

| Symbol            | Parameter                                 | Conditions        |       |     | Speed | Grade |      |      | Unit |
|-------------------|---|-------------------|-------|-----|-------|-------|------|------|------|
|                   |   |                   | -     | 7   |       | 10    | -12  |      |      |
|                   |   |                   | Min   | Max | Min   | Max   | Min  | Max  |      |
| t <sub>PD1</sub>  | Input to non-<br>registered output        | C1 = 35 pF<br>(2) |       | 7.5 |       | 10.0  |      | 12.0 | ns   |
| t <sub>PD2</sub>  | I/O input to non-<br>registered output    | C1 = 35 pF<br>(2) |       | 7.5 |       | 10.0  |      | 12.0 | ns   |
| t <sub>SU</sub>   | Global clock setup<br>time                | (2)               | 5.6   |     | 7.6   |       | 9.1  |      | ns   |
| t <sub>H</sub>    | Global clock hold time                    | (2)               | 0.0   |     | 0.0   |       | 0.0  |      | ns   |
| t <sub>FSU</sub>  | Global clock setup<br>time of fast input  |                   | 3.0   |     | 3.0   |       | 3.0  |      | ns   |
| t <sub>FH</sub>   | Global clock hold time<br>of fast input   |                   | 0.0   |     | 0.0   |       | 0.0  |      | ns   |
| t <sub>CO1</sub>  | Global clock to output delay              | C1 = 35 pF        | 1.0   | 4.7 | 1.0   | 6.3   | 1.0  | 7.5  | ns   |
| t <sub>CH</sub>   | Global clock high time                    |                   | 3.0   |     | 4.0   |       | 5.0  |      | ns   |
| t <sub>CL</sub>   | Global clock low time                     |                   | 3.0   |     | 4.0   |       | 5.0  |      | ns   |
| t <sub>ASU</sub>  | Array clock setup time                    | (2)               | 2.5   |     | 3.5   |       | 4.1  |      | ns   |
| t <sub>AH</sub>   | Array clock hold time                     | (2)               | 0.2   |     | 0.3   |       | 0.4  |      | ns   |
| t <sub>ACO1</sub> | Array clock to output delay               | C1 = 35 pF<br>(2) | 1.0   | 7.8 | 1.0   | 10.4  | 1.0  | 12.5 | ns   |
| t <sub>ACH</sub>  | Array clock high time                     |                   | 3.0   |     | 4.0   |       | 5.0  |      | ns   |
| t <sub>ACL</sub>  | Array clock low time                      |                   | 3.0   |     | 4.0   |       | 5.0  |      | ns   |
| t <sub>CPPW</sub> | Minimum pulse width for clear and preset  | (3)               | 3.0   |     | 4.0   |       | 5.0  |      | ns   |
| t <sub>CNT</sub>  | Minimum global clock<br>period            | (2)               |       | 8.6 |       | 11.5  |      | 13.9 | ns   |
| f <sub>CNT</sub>  | Maximum internal global clock frequency   | (2), (4)          | 116.3 |     | 87.0  |       | 71.9 |      | MHz  |
| t <sub>acnt</sub> | Minimum array clock<br>period             | (2)               |       | 8.6 |       | 11.5  |      | 13.9 | ns   |
| f <sub>acnt</sub> | Maximum internal<br>array clock frequency | (2), (4)          | 116.3 |     | 87.0  |       | 71.9 |      | MHz  |

| Symbol            | Parameter            | Conditions |     |      |     | Speed | Grade |      |     |      | Unit |
|-------------------|----------------------|------------|-----|------|-----|-------|-------|------|-----|------|------|
|                   |                      |            | -   | -6   |     | -7    |       | -10  |     | -12  |      |
|                   |                      |            | Min | Мах  | Min | Мах   | Min   | Мах  | Min | Max  | 1    |
| t <sub>RD</sub>   | Register delay       |            |     | 1.7  |     | 2.1   |       | 2.8  |     | 3.3  | ns   |
| t <sub>COMB</sub> | Combinatorial delay  |            |     | 1.7  |     | 2.1   |       | 2.8  |     | 3.3  | ns   |
| t <sub>IC</sub>   | Array clock delay    |            |     | 2.4  |     | 3.0   |       | 4.1  |     | 4.9  | ns   |
| t <sub>EN</sub>   | Register enable time |            |     | 2.4  |     | 3.0   |       | 4.1  |     | 4.9  | ns   |
| t <sub>GLOB</sub> | Global control delay |            |     | 1.0  |     | 1.2   |       | 1.7  |     | 2.0  | ns   |
| t <sub>PRE</sub>  | Register preset time |            |     | 3.1  |     | 3.9   |       | 5.2  |     | 6.2  | ns   |
| t <sub>CLR</sub>  | Register clear time  |            |     | 3.1  |     | 3.9   |       | 5.2  |     | 6.2  | ns   |
| t <sub>PIA</sub>  | PIA delay            | (2)        |     | 0.9  |     | 1.1   |       | 1.5  |     | 1.8  | ns   |
| t <sub>LPA</sub>  | Low-power adder      | (6)        |     | 11.0 |     | 10.0  |       | 10.0 |     | 10.0 | ns   |

Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.





#### EPM7128A & EPM7128AE




Figure 17. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.






Figure 18. 100-Pin FineLine BGA Package Pin-Out Diagram



#### Figure 22. 256-Pin BGA Package Pin-Out Diagram

Package outline not drawn to scale.



### Version 4.3

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

### Version 4.2

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

### Version 4.1

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit\_req@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera valtera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. **Ex. EN ISO 9001** 

101 111 100 000

Altera Corporation