# E·XFL

## Intel - EPM7064AETC44-7N Datasheet



Welcome to E-XFL.COM

### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

**Applications of Embedded - CPLDs** 

### Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	4
Number of Macrocells	64
Number of Gates	1250
Number of I/O	36
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7064aetc44-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1. MAX 700	Table 1. MAX 7000A Device Features								
Feature	EPM7032AE	EPM7064AE	EPM7128AE	EPM7256AE	EPM7512AE				
Usable gates	600	1,250	2,500	5,000	10,000				
Macrocells	32	64	128	256	512				
Logic array blocks	2	4	8	16	32				
Maximum user I/O pins	36	68	100	164	212				
t <sub>PD</sub> (ns)	4.5	4.5	5.0	5.5	7.5				
t <sub>SU</sub> (ns)	2.9	2.8	3.3	3.9	5.6				
t <sub>FSU</sub> (ns)	2.5	2.5	2.5	2.5	3.0				
t <sub>CO1</sub> (ns)	3.0	3.1	3.4	3.5	4.7				
f <sub>CNT</sub> (MHz)	227.3	222.2	192.3	172.4	116.3				

# ...and More Features

- 4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz
- MultiVolt<sup>™</sup> I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
- Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), spacesaving FineLine BGA<sup>™</sup>, and plastic J-lead chip carrier (PLCC) packages
- Supports hot-socketing in MAX 7000AE devices
- Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
- PCI-compatible
- Bus-friendly architecture, including programmable slew-rate control
- Open-drain output option
- Programmable macrocell registers with individual clear, preset, clock, and clock enable controls
- Programmable power-up states for macrocell registers in MAX 7000AE devices
- Programmable power-saving mode for 50% or greater power reduction in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- 6 to 10 pin- or logic-driven output enable signals
- Two global clock signals with optional inversion
- Enhanced interconnect resources for improved routability
- Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
- Programmable output slew-rate control
- Programmable ground pins

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlaster<sup>TM</sup> serial/universal serial bus (USB) communications cable, ByteBlasterMV<sup>TM</sup> parallel port download cable, and BitBlaster<sup>TM</sup> serial download cable, as well as programming hardware from third-party manufacturers and any Jam<sup>TM</sup> STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File- (.svf) capable in-circuit tester

# General Description

MAX 7000A (including MAX 7000AE) devices are high-density, highperformance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROMbased MAX 7000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 7000A devices in the -4, -5, -6, -7, and some -10 speed grades are compatible with the timing requirements for 33 MHz operation of the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2*. See Table 2.

Table 2. MAX 7000A Speed Grades								
Device		Speed Grade						
	-4	-5	-6	-7	-10	-12		
EPM7032AE	~			~	~			
EPM7064AE	$\checkmark$			$\checkmark$	~			
EPM7128A			<ul> <li>Image: A set of the set of the</li></ul>	~	~	~		
EPM7128AE		~		~	~			
EPM7256A			<ul> <li>Image: A set of the set of the</li></ul>	$\checkmark$	$\checkmark$	$\checkmark$		
EPM7256AE		$\checkmark$		$\checkmark$	$\checkmark$			
EPM7512AE				$\checkmark$	$\checkmark$	<ul> <li>Image: A set of the set of the</li></ul>		

### Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The compiler can allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay ( $t_{PEXP}$ ). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by  $2 \times t_{PEXP}$ .

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders, and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

### Figure 4. MAX 7000A Parallel Expanders





### Programmable Interconnect Array

Logic is routed between LABs on the PIA. This global bus is a programmable path that connects any signal source to any destination on the device. All MAX 7000A dedicated inputs, I/O pins, and macrocell outputs feed the PIA, which makes the signals available throughout the entire device. Only the signals required by each LAB are actually routed from the PIA into the LAB. Figure 5 shows how the PIA signals are routed into the LAB. An EEPROM cell controls one input to a 2-input AND gate, which selects a PIA signal to drive into the LAB.

Figure 5. MAX 7000A PIA Routing



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

### I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or  $V_{CC}$ . Figure 6 shows the I/O control block for MAX 7000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

Table 5. MAX 7000A t <sub>PULSE</sub> & Cycle <sub>TCK</sub> Values								
Device	Progra	Programming Stand-Alone Verification						
	<i>t<sub>PPULSE</sub></i> (s)	Cycle <sub>PTCK</sub>	t <sub>VPULSE</sub> (s)	Cycle <sub>VTCK</sub>				
EPM7032AE	2.00	55,000	0.002	18,000				
EPM7064AE	2.00	105,000	0.002	35,000				
EPM7128AE	2.00	205,000	0.002	68,000				
EPM7256AE	2.00	447,000	0.002	149,000				
EPM7512AE	2.00	890,000	0.002	297,000				
EPM7128A (1)	5.11	832,000	0.03	528,000				
EPM7256A (1)	6.43	1,603,000	0.03	1,024,000				

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies									
Device		f <sub>TCK</sub>							Units
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz	
EPM7032AE	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S
EPM7064AE	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	S
EPM7128AE	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	S
EPM7256AE	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	S
EPM7512AE	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S
EPM7128A (1)	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S
EPM7256A (1)	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S

Power Sequencing & Hot-Socketing	Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000AE devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.
	MAX 7000AE device I/O pins will not source or sink more than 300 $\mu A$ of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V <sub>CCINT</sub> and V <sub>CCIO</sub> reach the recommended operating conditions, these two pins are 5.0-V tolerant.
	EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.
Design Security	All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

#### Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

# Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

Table 1	Table 13. MAX 7000A Device Absolute Maximum Ratings       Note (1)										
Symbol	Parameter	Conditions	Min	Max	Unit						
V <sub>CC</sub>	Supply voltage	With respect to ground (2)	-0.5	4.6	V						
VI	DC input voltage		-2.0	5.75	V						
I <sub>OUT</sub>	DC output current, per pin		-25	25	mA						
T <sub>STG</sub>	Storage temperature	No bias	-65	150	°C						
T <sub>A</sub>	Ambient temperature	Under bias	-65	135	°C						
TJ	Junction temperature	BGA, FineLine BGA, PQFP, and TQFP packages, under bias		135	°C						

Table 1	5. MAX 7000A Device DC Opera	ating Conditions Note (6)			
Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>IH</sub>	High-level input voltage		1.7	5.75	V
V <sub>IL</sub>	Low-level input voltage		-0.5	0.8	V
V <sub>OH</sub>	3.3-V high-level TTL output voltage	$I_{OH} = -8 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (7)	2.4		V
	3.3-V high-level CMOS output voltage	I <sub>OH</sub> = -0.1 mA DC, V <sub>CCIO</sub> = 3.00 V (7)	V <sub>CCIO</sub> – 0.2		V
	2.5-V high-level output voltage	I <sub>OH</sub> = −100 μA DC, V <sub>CCIO</sub> = 2.30 V (7)	2.1		V
		$I_{OH} = -1 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	2.0		V
		$I_{OH} = -2 \text{ mA DC}, V_{CCIO} = 2.30 \text{ V}$ (7)	1.7		V
V <sub>OL</sub>	3.3-V low-level TTL output voltage	I <sub>OL</sub> = 8 mA DC, V <sub>CCIO</sub> = 3.00 V (8)		0.45	V
	3.3-V low-level CMOS output voltage	$I_{OL} = 0.1 \text{ mA DC}, V_{CCIO} = 3.00 \text{ V}$ (8)		0.2	V
	2.5-V low-level output voltage	$I_{OL}$ = 100 $\mu A$ DC, $V_{CCIO}$ = 2.30 V $(8)$		0.2	V
		$I_{OL}$ = 1 mA DC, $V_{CCIO}$ = 2.30 V (8)		0.4	V
		$I_{OL}$ = 2 mA DC, $V_{CCIO}$ = 2.30 V (8)		0.7	V
I <sub>I</sub>	Input leakage current	$V_{I} = -0.5$ to 5.5 V (9)	-10	10	μΑ
I <sub>OZ</sub>	Tri-state output off-state current	V <sub>I</sub> = -0.5 to 5.5 V <i>(9)</i>	-10	10	μΑ
R <sub>ISP</sub>	Value of I/O pin pull-up resistor	V <sub>CCIO</sub> = 3.0 to 3.6 V (10)	20	50	kΩ
	during in-system programming	V <sub>CCIO</sub> = 2.3 to 2.7 V (10)	30	80	kΩ
	or during power-up	V <sub>CCIO</sub> = 2.3 to 3.6 V (11)	20	74	kΩ

Table 1	Table 16. MAX 7000A Device Capacitance     Note (12)									
Symbol	Parameter	Conditions	Min	Max	Unit					
C <sub>IN</sub>	Input pin capacitance	V <sub>IN</sub> = 0 V, f = 1.0 MHz		8	pF					
C <sub>I/O</sub>	I/O pin capacitance	V <sub>OUT</sub> = 0 V, f = 1.0 MHz		8	pF					

#### MAX 7000A Programmable Logic Device Data Sheet

#### Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) For EPM7128A and EPM7256A devices only, V<sub>CC</sub> must rise monotonically.
- (4) In MAX 7000AE devices, all pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.
- (5) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.
- (6) These values are specified under the recommended operating conditions shown in Table 14 on page 28.
- (7) The parameter is measured with 50% of the outputs each sourcing the specified current. The I<sub>OH</sub> parameter refers to high-level TTL or CMOS output current.
- (8) The parameter is measured with 50% of the outputs each sinking the specified current. The I<sub>OL</sub> parameter refers to low-level TTL or CMOS output current.
- (9) This value is specified for normal device operation. For MAX 7000AE devices, the maximum leakage current during power-up is  $\pm 300 \ \mu$ A. For EPM7128A and EPM7256A devices, leakage current during power-up is not specified.
- (10) For EPM7128A and EPM7256A devices, this pull-up exists while a device is programmed in-system.
- (11) For MAX 7000AE devices, this pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (12) Capacitance is measured at 25 °C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (13) The POR time for MAX 7000AE devices (except MAX 7128A and MAX 7256A devices) does not exceed 100 μs. The sufficient V<sub>CCINT</sub> voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V<sub>CCINT</sub> reaches the sufficient POR voltage level.

Figure 11. MAX 7000A Timing Model



The timing characteristics of any signal path can be derived from the timing model and parameters of a particular device. External timing parameters, which represent pin-to-pin timing delays, can be calculated as the sum of internal parameters. Figure 12 shows the timing relationship between internal and external delay parameters.



See *Application Note 94 (Understanding MAX 7000 Timing)* for more information.

### Figure 12. MAX 7000A Switching Waveforms



Table 1	9. EPM7064AE External	Timing Parai	neters	Note (1)	)				1
Symbol	Parameter	Conditions	Speed Grade						
				4	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns
t <sub>SU</sub>	Global clock setup time	(2)	2.8		4.7		6.2		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.6		2.6		3.6		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.3		0.4		0.6		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		4.5		7.4		10.0	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		4.5		7.4		10.0	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz

Table 20. EPM7064AE Internal Timing Parameters (Part 2 of 2)       Note (1)										
Symbol	Parameter	Conditions		Speed Grade						
			-,	-4		-4 -7		-10		
			Min	Max	Min	Max	Min	Max		
t <sub>EN</sub>	Register enable time			0.6		1.0		1.2	ns	
t <sub>GLOB</sub>	Global control delay			1.0		1.5		2.2	ns	
t <sub>PRE</sub>	Register preset time			1.3		2.1		2.9	ns	
t <sub>CLR</sub>	Register clear time			1.3		2.1		2.9	ns	
t <sub>PIA</sub>	PIA delay	(2)		1.0		1.7		2.3	ns	
t <sub>LPA</sub>	Low-power adder	(6)		3.5		4.0		5.0	ns	

Table 2	Table 21. EPM7128AE External Timing Parameters         Note (1)								
Symbol	Parameter	Conditions		Speed Grade					
			-;	5	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns
t <sub>SU</sub>	Global clock setup time	(2)	3.3		4.9		6.6		ns
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns
t <sub>FSU</sub>	Global clock setup time of fast input		2.5		3.0		3.0		ns
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns
t <sub>CH</sub>	Global clock high time		2.0		3.0		4.0		ns
t <sub>CL</sub>	Global clock low time		2.0		3.0		4.0		ns
t <sub>ASU</sub>	Array clock setup time	(2)	1.8		2.8		3.8		ns
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.4		ns
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	4.9	1.0	7.1	1.0	9.4	ns
t <sub>ACH</sub>	Array clock high time		2.0		3.0		4.0		ns
t <sub>ACL</sub>	Array clock low time		2.0		3.0		4.0		ns
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t <sub>CNT</sub>	Minimum global clock period	(2)		5.2		7.7		10.2	ns
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz
t <sub>acnt</sub>	Minimum array clock period	(2)		5.2		7.7		10.2	ns
f <sub>acnt</sub>	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz

Symbol	Parameter	Conditions			Speed	Grade			Unit
			-5		-7			10	
			Min	Max	Min	Max	Min	Max	
t <sub>IN</sub>	Input pad and buffer delay			0.7		1.0		1.4	ns
t <sub>IO</sub>	I/O input pad and buffer delay			0.7		1.0		1.4	ns
t <sub>FIN</sub>	Fast input delay			2.5		3.0		3.4	ns
t <sub>SEXP</sub>	Shared expander delay			2.0		2.9		3.8	ns
t <sub>PEXP</sub>	Parallel expander delay			0.4		0.7		0.9	ns
t <sub>LAD</sub>	Logic array delay			1.6		2.4		3.1	ns
t <sub>LAC</sub>	Logic control array delay			0.7		1.0		1.3	ns
t <sub>IOE</sub>	Internal output enable delay			0.0		0.0		0.0	ns
t <sub>OD1</sub>	Output buffer and pad delay, slow slew rate = off V <sub>CCIO</sub> = 3.3 V	C1 = 35 pF		0.8		1.2		1.6	ns
t <sub>OD2</sub>	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.7		2.1	ns
t <sub>OD3</sub>	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		5.8		6.2		6.6	ns
t <sub>ZX1</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t <sub>ZX2</sub>	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t <sub>ZX3</sub>	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
$t_{XZ}$	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t <sub>SU</sub>	Register setup time		1.4		2.1		2.9		ns
t <sub>H</sub>	Register hold time		0.6		1.0		1.3		ns
t <sub>FSU</sub>	Register setup time of fast input		1.1		1.6		1.6		ns
t <sub>FH</sub>	Register hold time of fast input		1.4		1.4		1.4		ns
t <sub>RD</sub>	Register delay			0.8		1.2		1.6	ns
t <sub>COMB</sub>	Combinatorial delay			0.5		0.9		1.3	ns
t <sub>IC</sub>	Array clock delay			1.2		1.7		2.2	ns

Altera Corporation

Table 25. EPM7512AE External Timing Parameters     Note (1)											
Symbol	Parameter	Conditions	Speed Grade						Unit		
			-7		-	10	-1				
			Min	Max	Min	Max	Min	Max			
t <sub>PD1</sub>	Input to non- registered output	C1 = 35 pF (2)		7.5		10.0		12.0	ns		
t <sub>PD2</sub>	I/O input to non- registered output	C1 = 35 pF <i>(</i> 2 <i>)</i>		7.5		10.0		12.0	ns		
t <sub>SU</sub>	Global clock setup time	(2)	5.6		7.6		9.1		ns		
t <sub>H</sub>	Global clock hold time	(2)	0.0		0.0		0.0		ns		
t <sub>FSU</sub>	Global clock setup time of fast input		3.0		3.0		3.0		ns		
t <sub>FH</sub>	Global clock hold time of fast input		0.0		0.0		0.0		ns		
t <sub>CO1</sub>	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	1.0	7.5	ns		
t <sub>CH</sub>	Global clock high time		3.0		4.0		5.0		ns		
t <sub>CL</sub>	Global clock low time		3.0		4.0		5.0		ns		
t <sub>ASU</sub>	Array clock setup time	(2)	2.5		3.5		4.1		ns		
t <sub>AH</sub>	Array clock hold time	(2)	0.2		0.3		0.4		ns		
t <sub>ACO1</sub>	Array clock to output delay	C1 = 35 pF (2)	1.0	7.8	1.0	10.4	1.0	12.5	ns		
t <sub>ACH</sub>	Array clock high time		3.0		4.0		5.0		ns		
t <sub>ACL</sub>	Array clock low time		3.0		4.0		5.0		ns		
t <sub>CPPW</sub>	Minimum pulse width for clear and preset	(3)	3.0		4.0		5.0		ns		
t <sub>CNT</sub>	Minimum global clock period	(2)		8.6		11.5		13.9	ns		
f <sub>CNT</sub>	Maximum internal global clock frequency	(2), (4)	116.3		87.0		71.9		MHz		
t <sub>acnt</sub>	Minimum array clock period	(2)		8.6		11.5		13.9	ns		
facnt	Maximum internal array clock frequency	(2), (4)	116.3		87.0		71.9		MHz		

Table 28. EPM7128A Internal Timing Parameters (Part 2 of 2)       Note (1)												
Symbol	Parameter	Conditions	Speed Grade									
			-	-6 -7		-10		-12				
			Min	Мах	Min	Мах	Min	Max	Min	Мах		
t <sub>RD</sub>	Register delay			1.7		2.1		2.8		3.3	ns	
t <sub>COMB</sub>	Combinatorial delay			1.7		2.1		2.8		3.3	ns	
t <sub>IC</sub>	Array clock delay			2.4		3.0		4.1		4.9	ns	
t <sub>EN</sub>	Register enable time			2.4		3.0		4.1		4.9	ns	
t <sub>GLOB</sub>	Global control delay			1.0		1.2		1.7		2.0	ns	
t <sub>PRE</sub>	Register preset time			3.1		3.9		5.2		6.2	ns	
t <sub>CLR</sub>	Register clear time			3.1		3.9		5.2		6.2	ns	
t <sub>PIA</sub>	PIA delay	(2)		0.9		1.1		1.5		1.8	ns	
t <sub>LPA</sub>	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns	

Symbol	Parameter	Conditions	Speed Grade									
			-	6	-7		-10		-12			
			Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>COMB</sub>	Combinatorial delay			1.6		2.0		2.7		3.2	ns	
t <sub>IC</sub>	Array clock delay			2.7		3.4		4.5		5.4	ns	
t <sub>EN</sub>	Register enable time			2.5		3.1		4.2		5.0	ns	
t <sub>GLOB</sub>	Global control delay			1.1		1.4		1.8		2.2	ns	
t <sub>PRE</sub>	Register preset time			2.3		2.9		3.8		4.6	ns	
t <sub>CLR</sub>	Register clear time			2.3		2.9		3.8		4.6	ns	
t <sub>PIA</sub>	PIA delay	(2)		1.3		1.6		2.1		2.6	ns	
t <sub>LPA</sub>	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns	

### Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1)

#### Notes to tables:

 These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.

- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t<sub>LPA</sub> parameter must be added to this minimum width if the clear or reset signal incorporates the t<sub>LAD</sub> parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions:  $V_{CCIO} = 2.5 \pm 0.2$  V for commercial and industrial use.
- (6) The  $t_{LPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{EN}$ ,  $t_{SEXP}$ ,  $\mathbf{t_{ACL}}$ , and  $\mathbf{t_{CPPW}}$  parameters for macrocells running in low-power mode.

# Power Consumption

Supply power (P) versus frequency ( $f_{MAX}$ , in MHz) for MAX 7000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$ 

The P<sub>IO</sub> value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The  $I_{CCINT}$  value depends on the switching frequency and the application logic. The  $I_{CCINT}$  value is calculated with the following equation:

I<sub>CCINT</sub> =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$ 



### Figure 13. I<sub>CC</sub> vs. Frequency for MAX 7000A Devices (Part 2 of 2)

# Device Pin-Outs

See the Altera web site (http://www.altera.com) or the *Altera Digital Library* for pin-out information.

Figures 14 through 23 show the package pin-out diagrams for MAX 7000A devices.

### Figure 14. 44-Pin PLCC/TQFP Package Pin-Out Diagram

Package outlines not drawn to scale.



Altera Corporation