



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	84
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LBGA
Supplier Device Package	100-FBGA (11x11)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256aefc100-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1. MAX 7000A Device Features									
Feature	EPM7032AE	EPM7064AE	EPM7128AE	EPM7256AE	EPM7512AE				
Usable gates	600	1,250	2,500	5,000	10,000				
Macrocells	32	64	128	256	512				
Logic array blocks	2	4	8	16	32				
Maximum user I/O pins	36	68	100	164	212				
t _{PD} (ns)	4.5	4.5	5.0	5.5	7.5				
t _{SU} (ns)	2.9	2.8	3.3	3.9	5.6				
t _{FSU} (ns)	2.5	2.5	2.5	2.5	3.0				
t _{CO1} (ns)	3.0	3.1	3.4	3.5	4.7				
f _{CNT} (MHz)	227.3	222.2	192.3	172.4	116.3				

...and More Features

- 4.5-ns pin-to-pin logic delays with counter frequencies of up to 227.3 MHz
- MultiVolt[™] I/O interface enables device core to run at 3.3 V, while I/O pins are compatible with 5.0-V, 3.3-V, and 2.5-V logic levels
- Pin counts ranging from 44 to 256 in a variety of thin quad flat pack (TQFP), plastic quad flat pack (PQFP), ball-grid array (BGA), spacesaving FineLine BGA[™], and plastic J-lead chip carrier (PLCC) packages
- Supports hot-socketing in MAX 7000AE devices
- Programmable interconnect array (PIA) continuous routing structure for fast, predictable performance
- PCI-compatible
- Bus-friendly architecture, including programmable slew-rate control
- Open-drain output option
- Programmable macrocell registers with individual clear, preset, clock, and clock enable controls
- Programmable power-up states for macrocell registers in MAX 7000AE devices
- Programmable power-saving mode for 50% or greater power reduction in each macrocell
- Configurable expander product-term distribution, allowing up to 32 product terms per macrocell
- Programmable security bit for protection of proprietary designs
- 6 to 10 pin- or logic-driven output enable signals
- Two global clock signals with optional inversion
- Enhanced interconnect resources for improved routability
- Fast input setup times provided by a dedicated path from I/O pin to macrocell registers
- Programmable output slew-rate control
- Programmable ground pins

MAX 7000A devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000A architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000A devices contain from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and highspeed parallel expander product terms, providing up to 32 product terms per macrocell.

MAX 7000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 7000A devices to be used in mixed-voltage systems.

MAX 7000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

•••

For more information on development tools, see the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* and the *Quartus Programmable Logic Development System & Software Data Sheet*.



Figure 1. MAX 7000A Device Block Diagram

Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables. EPM7512AE devices have 10 output enables.

Logic Array Blocks

The MAX 7000A device architecture is based on the linking of high-performance LABs. LABs consist of 16-macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times

Figure 5. MAX 7000A PIA Routing



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 7000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$t_{PROG} = t_{PPULSE} +$	Cycle _{PTCK} f _{TCK}
where: t_{PROG}	= Programming time
t _{PPULSE}	= Sum of the fixed times to erase, program, and verify the EEPROM cells
<i>Cycle_{PTCK}</i>	= Number of TCK cycles to program a device
f _{TCK}	= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_1}{2}$	f _{TCK}
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	= Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

Table 5. MAX 7000A t _{PULSE} & Cycle _{TCK} Values								
Device	Progra	amming	Stand-Alone Verification					
	<i>t_{PPULSE}</i> (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}				
EPM7032AE	2.00	55,000	0.002	18,000				
EPM7064AE	2.00	105,000	0.002	35,000				
EPM7128AE	2.00	205,000	0.002	68,000				
EPM7256AE	2.00	447,000	0.002	149,000				
EPM7512AE	2.00	890,000	0.002	297,000				
EPM7128A (1)	5.11	832,000	0.03	528,000				
EPM7256A (1)	6.43	1,603,000	0.03	1,024,000				

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies										
Device		f _{TCK}								
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz		
EPM7032AE	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S	
EPM7064AE	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	S	
EPM7128AE	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	S	
EPM7256AE	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	S	
EPM7512AE	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S	
EPM7128A (1)	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S	
EPM7256A (1)	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S	

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

Table 9. MAX 7000A Boundary-Scan Register Length						
Device	Boundary-Scan Register Length					
EPM7032AE	96					
EPM7064AE	192					
EPM7128A	288					
EPM7128AE	288					
EPM7256A	480					
EPM7256AE	480					
EPM7512AE	624					

Table 10. 32-Bit MAX 7000A Device IDCODE Note (1)								
Device	IDCODE (32 Bits)							
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)				
EPM7032AE	0001	0111 0000 0011 0010	00001101110	1				
EPM7064AE	0001	0111 0000 0110 0100	00001101110	1				
EPM7128A	0000	0111 0001 0010 1000	00001101110	1				
EPM7128AE	0001	0111 0001 0010 1000	00001101110	1				
EPM7256A	0000	0111 0010 0101 0110	00001101110	1				
EPM7256AE	0001	0111 0010 0101 0110	00001101110	1				
EPM7512AE	0001	0111 0101 0001 0010	00001101110	1				

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)* for more information on JTAG BST.

Power Sequencing & Hot-Socketing	Because MAX 7000A devices can be used in a mixed-voltage environment, they have been designed specifically to tolerate any possible power-up sequence. The $\rm V_{CCIO}$ and $\rm V_{CCINT}$ power planes can be powered in any order.
	Signals can be driven into MAX 7000AE devices before and during power- up (and power-down) without damaging the device. Additionally, MAX 7000AE devices do not drive out during power-up. Once operating conditions are reached, MAX 7000AE devices operate as specified by the user.
	MAX 7000AE device I/O pins will not source or sink more than 300 μA of DC current during power-up. All pins can be driven up to 5.75 V during hot-socketing, except the OE1 and GLCRn pins. The OE1 and GLCRn pins can be driven up to 3.6 V during hot-socketing. After V _{CCINT} and V _{CCIO} reach the recommended operating conditions, these two pins are 5.0-V tolerant.
	EPM7128A and EPM7256A devices do not support hot-socketing and may drive out during power-up.
Design Security	All MAX 7000A devices contain a programmable security bit that controls access to the data programmed into the device. When this bit is programmed, a design implemented in the device cannot be copied or retrieved. This feature provides a high level of design security because programmed data within EEPROM cells is invisible. The security bit that controls this function, as well as all other programmed data, is reset only when the device is reprogrammed.
Generic Testing	MAX 7000A devices are fully tested. Complete testing of each programmable EEPROM bit and all internal logic elements ensures 100% programming yield. AC test measurements are taken under conditions equivalent to those shown in Figure 9. Test patterns can be used and then erased during early stages of the production flow.

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

Table 13. MAX 7000A Device Absolute Maximum RatingsNote (1)									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _A	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	BGA, FineLine BGA, PQFP, and TQFP packages, under bias		135	°C				

MAX 7000A Programmable Logic Device Data Sheet

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) For EPM7128A and EPM7256A devices only, V_{CC} must rise monotonically.
- (4) In MAX 7000AE devices, all pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (5) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.
- (6) These values are specified under the recommended operating conditions shown in Table 14 on page 28.
- (7) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL or CMOS output current.
- (9) This value is specified for normal device operation. For MAX 7000AE devices, the maximum leakage current during power-up is $\pm 300 \ \mu$ A. For EPM7128A and EPM7256A devices, leakage current during power-up is not specified.
- (10) For EPM7128A and EPM7256A devices, this pull-up exists while a device is programmed in-system.
- (11) For MAX 7000AE devices, this pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (12) Capacitance is measured at 25 °C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (13) The POR time for MAX 7000AE devices (except MAX 7128A and MAX 7256A devices) does not exceed 100 μs. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.

Figure 10 shows the typical output drive characteristics of MAX 7000A devices.





Timing Model

MAX 7000A device timing can be analyzed with the Altera software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 11. MAX 7000A devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Tables 17 through 30 show EPM7032AE, EPM7064AE, EPM7128AE, EPM7256AE, EPM7512AE, EPM7128A, and EPM7256A timing information.

Table 17. EPM7032AE External Timing Parameters Note (1)									
Symbol	Parameter	Conditions			Speed	Grade			Unit
			-	4	-	7	-1	0	
			Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10	ns
t _{PD2}	I/O input to non-registered output	C1 = 35 pF (2)		4.5		7.5		10	ns
t _{SU}	Global clock setup time	(2)	2.9		4.7		6.3		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.0	1.0	5.0	1.0	6.7	ns
t _{CH}	Global clock high time		2.0		3.0		4.0		ns
t _{CL}	Global clock low time		2.0		3.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	1.6		2.5		3.6		ns
t _{AH}	Array clock hold time	(2)	0.3		0.5		0.5		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.4	ns
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		4.4		7.2		9.7	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	227.3		138.9		103.1		MHz
t _{ACNT}	Minimum array clock period	(2)		4.4		7.2		9.7	ns
facnt	Maximum internal array clock frequency	(2), (4)	227.3		138.9		103.1		MHz

Table 1	Table 19. EPM7064AE External Timing Parameters Note (1)										
Symbol	Parameter	Conditions	Speed Grade								
				4	-	7	-1	0			
			Min	Max	Min	Max	Min	Max			
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns		
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns		
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns		
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns		
t _{CH}	Global clock high time		2.0		3.0		4.0		ns		
t _{CL}	Global clock low time		2.0		3.0		4.0		ns		
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns		
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns		
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns		
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns		
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns		
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz		
t _{acnt}	Minimum array clock period	(2)		4.5		7.4		10.0	ns		
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz		

Symbol	Parameter	Conditions			Speed	Grade	Unit		
			-	4		7	-	10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		1.1		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t _{FIN}	Fast input delay			2.5		3.0		3.7	ns
t _{SEXP}	Shared expander delay			1.8		3.0		3.9	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.5		2.5		3.2	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.0		1.5		1.5		ns
t _{FH}	Register hold time of fast input		1.5		1.5		1.5		ns
t _{RD}	Register delay			0.7		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.6		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.9		2.5	ns

Altera Corporation

Table 24. EPM7256AE Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions			Unit						
			-	-5		-7		10	1		
			Min	Max	Min	Max	Min	Max	1		
t _{IC}	Array clock delay			1.2		1.6		2.1	ns		
t _{EN}	Register enable time			0.8		1.0		1.3	ns		
t _{GLOB}	Global control delay			1.0		1.5		2.0	ns		
t _{PRE}	Register preset time			1.6		2.3		3.0	ns		
t _{CLR}	Register clear time			1.6		2.3		3.0	ns		
t _{PIA}	PIA delay	(2)		1.7		2.4		3.2	ns		
t _{LPA}	Low-power adder	(6)		4.0		4.0		5.0	ns		

Table 25	5. EPM7512AE External	Timing Paran	neters	Note (1)								
Symbol	Parameter	Conditions		Speed Grade								
			-	7	-	10	-1	2				
			Min	Max	Min	Max	Min	Max				
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		7.5		10.0		12.0	ns			
t _{PD2}	I/O input to non- registered output	C1 = 35 pF <i>(</i> 2 <i>)</i>		7.5		10.0		12.0	ns			
t _{SU}	Global clock setup time	(2)	5.6		7.6		9.1		ns			
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns			
t _{FSU}	Global clock setup time of fast input		3.0		3.0		3.0		ns			
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns			
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	4.7	1.0	6.3	1.0	7.5	ns			
t _{CH}	Global clock high time		3.0		4.0		5.0		ns			
t _{CL}	Global clock low time		3.0		4.0		5.0		ns			
t _{ASU}	Array clock setup time	(2)	2.5		3.5		4.1		ns			
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns			
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	7.8	1.0	10.4	1.0	12.5	ns			
t _{ACH}	Array clock high time		3.0		4.0		5.0		ns			
t _{ACL}	Array clock low time		3.0		4.0		5.0		ns			
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		4.0		5.0		ns			
t _{CNT}	Minimum global clock period	(2)		8.6		11.5		13.9	ns			
f _{CNT}	Maximum internal global clock frequency	(2), (4)	116.3		87.0		71.9		MHz			
t _{acnt}	Minimum array clock period	(2)		8.6		11.5		13.9	ns			
facnt	Maximum internal array clock frequency	(2), (4)	116.3		87.0		71.9		MHz			

Symbol	Parameter	Conditions	Speed Grade							
			-	7	-'	10		12		
			Min	Max	Min	Max	Min	Max	1	
t _{IN}	Input pad and buffer delay			0.7		0.9		1.0	ns	
t _{IO}	I/O input pad and buffer delay			0.7		0.9		1.0	ns	
t _{FIN}	Fast input delay			3.1		3.6		4.1	ns	
t _{SEXP}	Shared expander delay			2.7		3.5		4.4	ns	
t _{PEXP}	Parallel expander delay			0.4		0.5		0.6	ns	
t _{LAD}	Logic array delay			2.2		2.8		3.5	ns	
t _{LAC}	Logic control array delay			1.0		1.3		1.7	ns	
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns	
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		1.0		1.5		1.7	ns	
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.5		2.0		2.2	ns	
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		6.0		6.5		6.7	ns	
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		5.0		5.0	ns	
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		5.5		5.5	ns	
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		10.0		10.0	ns	
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		5.0		5.0	ns	
t _{SU}	Register setup time		2.1		3.0		3.5		ns	
t _H	Register hold time		0.6		0.8		1.0		ns	
t _{FSU}	Register setup time of fast input		1.6		1.6		1.6		ns	
t _{FH}	Register hold time of fast input		1.4		1.4		1.4		ns	
t _{RD}	Register delay			1.3		1.7		2.1	ns	
t _{COMB}	Combinatorial delay			0.6		0.8		1.0	ns	

E

Table 26. EPM7512AE Internal Timing Parameters (Part 2 of 2) Note (1)												
Symbol	Parameter	Conditions Speed Grade							Unit			
			-	-7		-10		12				
			Min	Max	Min	Max	Min	Max				
t _{IC}	Array clock delay			1.8		2.3		2.9	ns			
t _{EN}	Register enable time			1.0		1.3		1.7	ns			
t _{GLOB}	Global control delay			1.7		2.2		2.7	ns			
t _{PRE}	Register preset time			1.0		1.4		1.7	ns			
t _{CLR}	Register clear time			1.0		1.4		1.7	ns			
t _{PIA}	PIA delay	(2)		3.0		4.0		4.8	ns			
t _{LPA}	Low-power adder	(6)		4.5		5.0		5.0	ns			

Symbol	Parameter	Conditions	s Speed Grade								Unit
			-	6	-	7	-	10	-1	12	
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{SU}	Global clock setup time	(2)	4.2		5.3		7.0		8.5		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.7	1.0	4.6	1.0	6.1	1.0	7.3	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time	(2)	1.9		2.4		3.1		3.8		ns
t _{AH}	Array clock hold time	(2)	1.5		2.2		3.3		4.3		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	6.0	1.0	7.5	1.0	10.0	1.0	12.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		5.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		5.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		5.0		ns
t _{CNT}	Minimum global clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	144.9		116.3		87.0		72.5		MHz
t _{acnt}	Minimum array clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	144.9		116.3		87		72.5		MHz

Symbol	Parameter	Conditions				Speed	l Grade						
			-	6	-	7	-	10	-	12	1		
			Min	Мах	Min	Max	Min	Max	Min	Max			
t _{IN}	Input pad and buffer delay			0.3		0.4		0.5		0.6	ns		
t _{IO}	I/O input pad and buffer delay			0.3		0.4		0.5		0.6	ns		
t _{FIN}	Fast input delay			2.4		3.0		3.4		3.8	ns		
t _{SEXP}	Shared expander delay			2.8		3.5		4.7		5.6	ns		
t _{PEXP}	Parallel expander delay			0.5		0.6		0.8		1.0	ns		
t _{LAD}	Logic array delay			2.5		3.1		4.2		5.0	ns		
t _{LAC}	Logic control array delay			2.5		3.1		4.2		5.0	ns		
t _{IOE}	Internal output enable delay			0.2		0.3		0.4		0.5	ns		
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		0.3		0.4		0.5		0.6	ns		
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.8		0.9		1.0		1.1	ns		
t _{OD3}	Output buffer and pad delay slow slew rate = on V_{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.3		5.4		5.5		5.6	ns		
t _{ZX1}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns		
t _{ZX2}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns		
t _{ZX3}	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		9.0		9.0		10.0		10.0	ns		
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns		
t _{SU}	Register setup time		1.0		1.3		1.7		2.0		ns		
t _H	Register hold time		1.7		2.4		3.7		4.7		ns		
t _{FSU}	Register setup time of fast input		1.2		1.4		1.4		1.4		ns		
t _{FH}	Register hold time of fast input		1.3		1.6		1.6		1.6		ns		
t _{RD}	Register delay			1.6		2.0		2.7		3.2	ns		

Altera Corporation