E·XFL

Intel - EPM7256AEQI208-7N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	164
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256aeqi208-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

- Software design support and automatic place-and-route provided by Altera's development systems for Windows-based PCs and Sun SPARCstation, and HP 9000 Series 700/800 workstations
- Additional design entry and simulation support provided by EDIF 2 0 0 and 3 0 0 netlist files, library of parameterized modules (LPM), Verilog HDL, VHDL, and other interfaces to popular EDA tools from manufacturers such as Cadence, Exemplar Logic, Mentor Graphics, OrCAD, Synopsys, Synplicity, and VeriBest
- Programming support with Altera's Master Programming Unit (MPU), MasterBlasterTM serial/universal serial bus (USB) communications cable, ByteBlasterMVTM parallel port download cable, and BitBlasterTM serial download cable, as well as programming hardware from third-party manufacturers and any JamTM STAPL File (.jam), Jam Byte-Code File (.jbc), or Serial Vector Format File- (.svf) capable in-circuit tester

General Description

MAX 7000A (including MAX 7000AE) devices are high-density, highperformance devices based on Altera's second-generation MAX architecture. Fabricated with advanced CMOS technology, the EEPROMbased MAX 7000A devices operate with a 3.3-V supply voltage and provide 600 to 10,000 usable gates, ISP, pin-to-pin delays as fast as 4.5 ns, and counter speeds of up to 227.3 MHz. MAX 7000A devices in the -4, -5, -6, -7, and some -10 speed grades are compatible with the timing requirements for 33 MHz operation of the PCI Special Interest Group (PCI SIG) *PCI Local Bus Specification, Revision 2.2*. See Table 2.

Table 2. MAX 7000A Speed Grades										
Device		Speed Grade								
	-4	-5	-6	-7	-10	-12				
EPM7032AE	~			~	~					
EPM7064AE	\checkmark			\checkmark	~					
EPM7128A			 Image: A set of the set of the	~	~	~				
EPM7128AE		~		~	~					
EPM7256A			\checkmark	\checkmark	\checkmark	\checkmark				
EPM7256AE		\checkmark		\checkmark	\checkmark					
EPM7512AE				\checkmark	\checkmark	 Image: A start of the start of				

Functional Description

The MAX 7000A architecture includes the following elements:

- Logic array blocks (LABs)
- Macrocells
- Expander product terms (shareable and parallel)
- Programmable interconnect array
- I/O control blocks

The MAX 7000A architecture includes four dedicated inputs that can be used as general-purpose inputs or as high-speed, global control signals (clock, clear, and two output enable signals) for each macrocell and I/O pin. Figure 1 shows the architecture of MAX 7000A devices.

Macrocells

MAX 7000A macrocells can be individually configured for either sequential or combinatorial logic operation. The macrocells consist of three functional blocks: the logic array, the product-term select matrix, and the programmable register. Figure 2 shows a MAX 7000A macrocell.



Combinatorial logic is implemented in the logic array, which provides five product terms per macrocell. The product-term select matrix allocates these product terms for use as either primary logic inputs (to the OR and XOR gates) to implement combinatorial functions, or as secondary inputs to the macrocell's register preset, clock, and clock enable control functions.

Two kinds of expander product terms ("expanders") are available to supplement macrocell logic resources:

- Shareable expanders, which are inverted product terms that are fed back into the logic array
- Parallel expanders, which are product terms borrowed from adjacent macrocells

The Altera development system automatically optimizes product-term allocation according to the logic requirements of the design.

For registered functions, each macrocell flipflop can be individually programmed to implement D, T, JK, or SR operation with programmable clock control. The flipflop can be bypassed for combinatorial operation. During design entry, the designer specifies the desired flipflop type; the Altera software then selects the most efficient flipflop operation for each registered function to optimize resource utilization.

Each programmable register can be clocked in three different modes:

- Global clock signal. This mode achieves the fastest clock-to-output performance.
- Global clock signal enabled by an active-high clock enable. A clock enable is generated by a product term. This mode provides an enable on each flipflop while still achieving the fast clock-to-output performance of the global clock.
- Array clock implemented with a product term. In this mode, the flipflop can be clocked by signals from buried macrocells or I/O pins.

Two global clock signals are available in MAX 7000A devices. As shown in Figure 1, these global clock signals can be the true or the complement of either of the global clock pins, GCLK1 or GCLK2.

Each register also supports asynchronous preset and clear functions. As shown in Figure 2, the product-term select matrix allocates product terms to control these operations. Although the product-term-driven preset and clear from the register are active high, active-low control can be obtained by inverting the signal within the logic array. In addition, each register clear function can be individually driven by the active-low dedicated global clear pin (GCLRn). Upon power-up, each register in a MAX 7000AE device may be set to either a high or low state. This power-up state is specified at design entry. Upon power-up, each register in EPM7128A and EPM7256A devices are set to a low state.

All MAX 7000A I/O pins have a fast input path to a macrocell register. This dedicated path allows a signal to bypass the PIA and combinatorial logic and be clocked to an input D flipflop with an extremely fast (as low as 2.5 ns) input setup time.

Figure 5. MAX 7000A PIA Routing



While the routing delays of channel-based routing schemes in masked or FPGAs are cumulative, variable, and path-dependent, the MAX 7000A PIA has a predictable delay. The PIA makes a design's timing performance easy to predict.

I/O Control Blocks

The I/O control block allows each I/O pin to be individually configured for input, output, or bidirectional operation. All I/O pins have a tri-state buffer that is individually controlled by one of the global output enable signals or directly connected to ground or V_{CC} . Figure 6 shows the I/O control block for MAX 7000A devices. The I/O control block has 6 or 10 global output enable signals that are driven by the true or complement of two output enable signals, a subset of the I/O pins, or a subset of the I/O macrocells.

SameFrame Pin-Outs

MAX 7000A devices support the SameFrame pin-out feature for FineLine BGA packages. The SameFrame pin-out feature is the arrangement of balls on FineLine BGA packages such that the lower-ballcount packages form a subset of the higher-ball-count packages. SameFrame pin-outs provide the flexibility to migrate not only from device to device within the same package, but also from one package to another. A given printed circuit board (PCB) layout can support multiple device density/package combinations. For example, a single board layout can support a range of devices from an EPM7128AE device in a 100-pin FineLine BGA package to an EPM7512AE device in a 256-pin FineLine BGA package.

The Altera design software provides support to design PCBs with SameFrame pin-out devices. Devices can be defined for present and future use. The software generates pin-outs describing how to lay out a board to take advantage of this migration (see Figure 7).





Printed Circuit Board Designed for 256-Pin FineLine BGA Package



 100-Pin FineLine BGA Package (Reduced I/O Count or Logic Requirements)
 256-Pin FineLine BGA Package (Increased I/O Count or Logic Requirements)

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$t_{PROG} = t_{PPULSE} +$	Cycle _{PTCK} f _{TCK}
where: t_{PROG}	= Programming time
t _{PPULSE}	= Sum of the fixed times to erase, program, and verify the EEPROM cells
<i>Cycle_{PTCK}</i>	= Number of TCK cycles to program a device
f _{TCK}	= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_1}{2}$	f _{TCK}
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	= Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device

The programming times described in Tables 5 through 7 are associated with the worst-case method using the enhanced ISP algorithm.

Table 5. MAX 7000A t _{PULSE} & Cycle _{TCK} Values											
Device	Progra	amming	Stand-Alone	e Verification							
	<i>t_{PPULSE}</i> (s)	Cycle _{PTCK}	t _{VPULSE} (s)	Cycle _{VTCK}							
EPM7032AE	2.00	55,000	0.002	18,000							
EPM7064AE	2.00	105,000	0.002	35,000							
EPM7128AE	2.00	205,000	0.002	68,000							
EPM7256AE	2.00	447,000	0.002	149,000							
EPM7512AE	2.00	890,000	0.002	297,000							
EPM7128A (1)	5.11	832,000	0.03	528,000							
EPM7256A (1)	6.43	1,603,000	0.03	1,024,000							

Tables 6 and 7 show the in-system programming and stand alone verification times for several common test clock frequencies.

Table 6. MAX 7000A In-System Programming Times for Different Test Clock Frequencies											
Device	f _{TCK}										
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz			
EPM7032AE	2.01	2.01	2.03	2.06	2.11	2.28	2.55	3.10	S		
EPM7064AE	2.01	2.02	2.05	2.11	2.21	2.53	3.05	4.10	S		
EPM7128AE	2.02	2.04	2.10	2.21	2.41	3.03	4.05	6.10	S		
EPM7256AE	2.05	2.09	2.23	2.45	2.90	4.24	6.47	10.94	S		
EPM7512AE	2.09	2.18	2.45	2.89	3.78	6.45	10.90	19.80	S		
EPM7128A (1)	5.19	5.27	5.52	5.94	6.77	9.27	13.43	21.75	S		
EPM7256A (1)	6.59	6.75	7.23	8.03	9.64	14.45	22.46	38.49	S		

Table 7. MAX 7000A Stand-Alone Verification Times for Different Test Clock Frequencies											
Device	f _{TCK}										
	10 MHz	5 MHz	2 MHz	1 MHz	500 kHz	200 kHz	100 kHz	50 kHz			
EPM7032AE	0.00	0.01	0.01	0.02	0.04	0.09	0.18	0.36	S		
EPM7064AE	0.01	0.01	0.02	0.04	0.07	0.18	0.35	0.70	S		
EPM7128AE	0.01	0.02	0.04	0.07	0.14	0.34	0.68	1.36	S		
EPM7256AE	0.02	0.03	0.08	0.15	0.30	0.75	1.49	2.98	S		
EPM7512AE	0.03	0.06	0.15	0.30	0.60	1.49	2.97	5.94	S		
EPM7128A (1)	0.08	0.14	0.29	0.56	1.09	2.67	5.31	10.59	S		
EPM7256A (1)	0.13	0.24	0.54	1.06	2.08	5.15	10.27	20.51	S		

Note to tables:

(1) EPM7128A and EPM7256A devices can only be programmed with an adaptive algorithm; users programming these two devices on platforms that cannot use an adaptive algorithm should use EPM7128AE and EPM7256AE devices.

Programming with External Hardware

MAX 7000A devices can be programmed on Windows-based PCs with an Altera Logic Programmer card, the MPU, and the appropriate device adapter. The MPU performs continuity checks to ensure adequate electrical contact between the adapter and the device.



For more information, see the Altera Programming Hardware Data Sheet.

The Altera software can use text- or waveform-format test vectors created with the Altera Text Editor or Waveform Editor to test the programmed device. For added design verification, designers can perform functional testing to compare the functional device behavior with the results of simulation.

Data I/O, BP Microsystems, and other programming hardware manufacturers provide programming support for Altera devices.



For more information, see *Programming Hardware Manufacturers*.

IEEE Std. 1149.1 (JTAG) **Boundary-Scan** Support

MAX 7000A devices include the JTAG BST circuitry defined by IEEE Std. 1149.1. Table 8 describes the JTAG instructions supported by MAX 7000A devices. The pin-out tables, available from the Altera web site (http://www.altera.com), show the location of the JTAG control pins for each device. If the JTAG interface is not required, the JTAG pins are available as user I/O pins.

TADIE 6. MAX TUUUA	
JTAG Instruction	Description
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation
IDCODE	Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only
UESCODE	These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only.
ISP Instructions	These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment.

Table 8. MAX 7000A JTAG Instructions

Programmable Speed/Power Control

MAX 7000A devices offer a power-saving mode that supports low-power operation across user-defined signal paths or the entire device. This feature allows total power dissipation to be reduced by 50% or more because most logic applications require only a small fraction of all gates to operate at maximum frequency.

The designer can program each individual macrocell in a MAX 7000A device for either high-speed (i.e., with the Turbo BitTM option turned on) or low-power operation (i.e., with the Turbo Bit option turned off). As a result, speed-critical paths in the design can run at high speed, while the remaining paths can operate at reduced power. Macrocells that run at low power incur a nominal timing delay adder (t_{LPA}) for the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , \mathbf{t}_{ACL} , and $\mathbf{t_{CPPW}}$ parameters.

Output Configuration

MAX 7000A device outputs can be programmed to meet a variety of system-level requirements.

MultiVolt I/O Interface

The MAX 7000A device architecture supports the MultiVolt I/O interface feature, which allows MAX 7000A devices to connect to systems with differing supply voltages. MAX 7000A devices in all packages can be set for 2.5-V, 3.3-V, or 5.0-V I/O pin operation. These devices have one set of VCC pins for internal operation and input buffers (VCCINT), and another set for I/O output drivers (VCCIO).

The VCCIO pins can be connected to either a 3.3-V or 2.5-V power supply, depending on the output requirements. When the VCCIO pins are connected to a 2.5-V power supply, the output levels are compatible with 2.5-V systems. When the VCCIO pins are connected to a 3.3-V power supply, the output high is at 3.3 V and is therefore compatible with 3.3-V or 5.0-V systems. Devices operating with V_{CCIO} levels lower than 3.0 V incur a slightly greater timing delay of t_{OD2} instead of t_{OD1} . Inputs can always be driven by 2.5-V, 3.3-V, or 5.0-V signals.

Table 12 describes the MAX 7000A MultiVolt I/O support.

Table 12. MAX 7000A MultiVolt I/O Support										
V _{CCIO} Voltage	Inp	ut Signal	(V)	Out	put Signa	I (V)				
	2.5	3.3	5.0	2.5	3.3	5.0				
2.5	~	~	~	\checkmark						
3.3	\checkmark	\checkmark	\checkmark		\checkmark	\checkmark				

Table 1	Table 14. MAX 7000A Device Recommended Operating Conditions											
Symbol	Parameter	Conditions	Min	Max	Unit							
V _{CCINT}	Supply voltage for internal logic and input buffers	(3), (13)	3.0	3.6	V							
V _{CCIO}	Supply voltage for output drivers, 3.3-V operation	(3)	3.0	3.6	V							
	Supply voltage for output drivers, 2.5-V operation	(3)	2.3	2.7	V							
V _{CCISP}	Supply voltage during in- system programming		3.0	3.6	V							
VI	Input voltage	(4)	-0.5	5.75	V							
Vo	Output voltage		0	V _{CCIO}	V							
T _A	Ambient temperature	Commercial range	0	70	°C							
		Industrial range (5)	-40	85	°C							
Τ _J	Junction temperature	Commercial range	0	90	°C							
		Industrial range (5)	-40	105	°C							
		Extended range (5)	-40	130	°C							
t _R	Input rise time			40	ns							
t _F	Input fall time			40	ns							

MAX 7000A Programmable Logic Device Data Sheet

Notes to tables:

- (1) See the Operating Requirements for Altera Devices Data Sheet.
- (2) Minimum DC input voltage is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.
- (3) For EPM7128A and EPM7256A devices only, V_{CC} must rise monotonically.
- (4) In MAX 7000AE devices, all pins, including dedicated inputs, I/O pins, and JTAG pins, may be driven before V_{CCINT} and V_{CCIO} are powered.
- (5) These devices support in-system programming for -40° to 100° C. For in-system programming support between -40° and 0° C, contact Altera Applications.
- (6) These values are specified under the recommended operating conditions shown in Table 14 on page 28.
- (7) The parameter is measured with 50% of the outputs each sourcing the specified current. The I_{OH} parameter refers to high-level TTL or CMOS output current.
- (8) The parameter is measured with 50% of the outputs each sinking the specified current. The I_{OL} parameter refers to low-level TTL or CMOS output current.
- (9) This value is specified for normal device operation. For MAX 7000AE devices, the maximum leakage current during power-up is $\pm 300 \ \mu$ A. For EPM7128A and EPM7256A devices, leakage current during power-up is not specified.
- (10) For EPM7128A and EPM7256A devices, this pull-up exists while a device is programmed in-system.
- (11) For MAX 7000AE devices, this pull-up exists while devices are programmed in-system and in unprogrammed devices during power-up.
- (12) Capacitance is measured at 25 °C and is sample-tested only. The OE1 pin (high-voltage pin during programming) has a maximum capacitance of 20 pF.
- (13) The POR time for MAX 7000AE devices (except MAX 7128A and MAX 7256A devices) does not exceed 100 μs. The sufficient V_{CCINT} voltage level for POR is 3.0 V. The device is fully initialized within the POR time after V_{CCINT} reaches the sufficient POR voltage level.

Figure 10 shows the typical output drive characteristics of MAX 7000A devices.





Timing Model

MAX 7000A device timing can be analyzed with the Altera software, a variety of popular industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 11. MAX 7000A devices have predictable internal delays that enable the designer to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.

Table 1	Table 19. EPM7064AE External Timing Parameters Note (1)											
Symbol	Parameter	Conditions			Speed	Grade			Unit			
				4	-	7	-1	0				
			Min	Max	Min	Max	Min	Max				
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns			
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns			
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns			
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns			
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns			
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns			
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns			
t _{CH}	Global clock high time		2.0		3.0		4.0		ns			
t _{CL}	Global clock low time		2.0		3.0		4.0		ns			
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns			
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns			
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns			
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns			
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns			
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns			
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns			
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz			
t _{acnt}	Minimum array clock period	(2)		4.5		7.4		10.0	ns			
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz			

Table 20. EPM7064AE Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-,	-4		-7		10			
			Min	Max	Min	Max	Min	Max			
t _{EN}	Register enable time			0.6		1.0		1.2	ns		
t _{GLOB}	Global control delay			1.0		1.5		2.2	ns		
t _{PRE}	Register preset time			1.3		2.1		2.9	ns		
t _{CLR}	Register clear time			1.3		2.1		2.9	ns		
t _{PIA}	PIA delay	(2)		1.0		1.7		2.3	ns		
t _{LPA}	Low-power adder	(6)		3.5		4.0		5.0	ns		

Table 23. EPM7256AE External Timing Parameters Note (1)											
Symbol	Parameter	Conditions	Speed Grade								
			-	5	-	7	-10		1		
			Min	Max	Min	Max	Min	Max			
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns		
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		5.5		7.5		10	ns		
t _{SU}	Global clock setup time	(2)	3.9		5.2		6.9		ns		
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns		
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns		
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns		
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.5	1.0	4.8	1.0	6.4	ns		
t _{CH}	Global clock high time		2.0		3.0		4.0		ns		
t _{CL}	Global clock low time		2.0		3.0		4.0		ns		
t _{ASU}	Array clock setup time	(2)	2.0		2.7		3.6		ns		
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.5		ns		
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	5.4	1.0	7.3	1.0	9.7	ns		
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns		
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns		
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns		
t _{CNT}	Minimum global clock period	(2)		5.8		7.9		10.5	ns		
f _{CNT}	Maximum internal global clock frequency	(2), (4)	172.4		126.6		95.2		MHz		
t _{acnt}	Minimum array clock period	(2)		5.8		7.9		10.5	ns		
f _{acnt}	Maximum internal array clock frequency	(2), (4)	172.4		126.6		95.2		MHz		

Table 24. EPM7256AE Internal Timing Parameters (Part 2 of 2) Note (1)											
Symbol	Parameter	Conditions		Unit							
			-	5	-7		-10		1		
			Min	Max	Min	Max	Min	Max	1		
t _{IC}	Array clock delay			1.2		1.6		2.1	ns		
t _{EN}	Register enable time			0.8		1.0		1.3	ns		
t _{GLOB}	Global control delay			1.0		1.5		2.0	ns		
t _{PRE}	Register preset time			1.6		2.3		3.0	ns		
t _{CLR}	Register clear time			1.6		2.3		3.0	ns		
t _{PIA}	PIA delay	(2)		1.7		2.4		3.2	ns		
t _{LPA}	Low-power adder	(6)		4.0		4.0		5.0	ns		

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-6		-7		-10		-12		-
			Min	Max	Min	Max	Min	Max	Min	Max	1
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{SU}	Global clock setup time	(2)	4.2		5.3		7.0		8.5		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.7	1.0	4.6	1.0	6.1	1.0	7.3	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		5.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		5.0		ns
t _{ASU}	Array clock setup time	(2)	1.9		2.4		3.1		3.8		ns
t _{AH}	Array clock hold time	(2)	1.5		2.2		3.3		4.3		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	6.0	1.0	7.5	1.0	10.0	1.0	12.0	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		5.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		5.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		5.0		ns
t _{CNT}	Minimum global clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	144.9		116.3		87.0		72.5		MHz
t _{acnt}	Minimum array clock period	(2)		6.9		8.6		11.5		13.8	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	144.9		116.3		87		72.5		MHz

Symbol	Parameter	Conditions	Speed Grade								
			-	6	-7		-10		-12		
			Min	Мах	Min	Max	Min	Max	Min	Max	
t _{COMB}	Combinatorial delay			1.6		2.0		2.7		3.2	ns
t _{IC}	Array clock delay			2.7		3.4		4.5		5.4	ns
t _{EN}	Register enable time			2.5		3.1		4.2		5.0	ns
t _{GLOB}	Global control delay			1.1		1.4		1.8		2.2	ns
t _{PRE}	Register preset time			2.3		2.9		3.8		4.6	ns
t _{CLR}	Register clear time			2.3		2.9		3.8		4.6	ns
t _{PIA}	PIA delay	(2)		1.3		1.6		2.1		2.6	ns
t _{LPA}	Low-power adder	(6)		11.0		10.0		10.0		10.0	ns

Table 30. EPM7256A Internal Timing Parameters (Part 2 of 2) Note (1)

Notes to tables:

 These values are specified under the recommended operating conditions shown in Table 14 on page 28. See Figure 12 for more information on switching waveforms.

- (2) These values are specified for a PIA fan-out of one LAB (16 macrocells). For each additional LAB fan-out in these devices, add an additional 0.1 ns to the PIA timing value.
- (3) This minimum pulse width for preset and clear applies for both global clear and array controls. The t_{LPA} parameter must be added to this minimum width if the clear or reset signal incorporates the t_{LAD} parameter into the signal path.
- (4) This parameter is measured with a 16-bit loadable, enabled, up/down counter programmed into each LAB.
- (5) Operating conditions: $V_{CCIO} = 2.5 \pm 0.2$ V for commercial and industrial use.
- (6) The t_{LPA} parameter must be added to the t_{LAD} , t_{LAC} , t_{IC} , t_{EN} , t_{SEXP} , $\mathbf{t_{ACL}}$, and $\mathbf{t_{CPPW}}$ parameters for macrocells running in low-power mode.

Power Consumption

Supply power (P) versus frequency (f_{MAX} , in MHz) for MAX 7000A devices is calculated with the following equation:

 $P = P_{INT} + P_{IO} = I_{CCINT} \times V_{CC} + P_{IO}$

The P_{IO} value, which depends on the device output load characteristics and switching frequency, can be calculated using the guidelines given in *Application Note* 74 (*Evaluating Power for Altera Devices*).

The I_{CCINT} value depends on the switching frequency and the application logic. The I_{CCINT} value is calculated with the following equation:

I_{CCINT} =

 $(A \times MC_{TON}) + [B \times (MC_{DEV} - MC_{TON})] + (C \times MC_{USED} \times f_{MAX} \times tog_{LC})$