E·XFL

Intel - EPM7256AETC144-7N Datasheet



Welcome to E-XFL.COM

Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs

Details

Product Status	Obsolete
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	3V ~ 3.6V
Number of Logic Elements/Blocks	16
Number of Macrocells	256
Number of Gates	5000
Number of I/O	120
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-TQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/intel/epm7256aetc144-7n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

MAX 7000A devices use CMOS EEPROM cells to implement logic functions. The user-configurable MAX 7000A architecture accommodates a variety of independent combinatorial and sequential logic functions. The devices can be reprogrammed for quick and efficient iterations during design development and debug cycles, and can be programmed and erased up to 100 times.

MAX 7000A devices contain from 32 to 512 macrocells that are combined into groups of 16 macrocells, called logic array blocks (LABs). Each macrocell has a programmable-AND/fixed-OR array and a configurable register with independently programmable clock, clock enable, clear, and preset functions. To build complex logic functions, each macrocell can be supplemented with both shareable expander product terms and highspeed parallel expander product terms, providing up to 32 product terms per macrocell.

MAX 7000A devices provide programmable speed/power optimization. Speed-critical portions of a design can run at high speed/full power, while the remaining portions run at reduced speed/low power. This speed/power optimization feature enables the designer to configure one or more macrocells to operate at 50% or lower power while adding only a nominal timing delay. MAX 7000A devices also provide an option that reduces the slew rate of the output buffers, minimizing noise transients when non-speed-critical signals are switching. The output drivers of all MAX 7000A devices can be set for 2.5 V or 3.3 V, and all input pins are 2.5-V, 3.3-V, and 5.0-V tolerant, allowing MAX 7000A devices to be used in mixed-voltage systems.

MAX 7000A devices are supported by Altera development systems, which are integrated packages that offer schematic, text—including VHDL, Verilog HDL, and the Altera Hardware Description Language (AHDL)—and waveform design entry, compilation and logic synthesis, simulation and timing analysis, and device programming. The software provides EDIF 2 0 0 and 3 0 0, LPM, VHDL, Verilog HDL, and other interfaces for additional design entry and simulation support from other industry-standard PC- and UNIX-workstation-based EDA tools. The software runs on Windows-based PCs, as well as Sun SPARCstation, and HP 9000 Series 700/800 workstations.

•••

For more information on development tools, see the *MAX+PLUS II Programmable Logic Development System & Software Data Sheet* and the *Quartus Programmable Logic Development System & Software Data Sheet*.



Figure 1. MAX 7000A Device Block Diagram

Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enables. EPM7512AE devices have 10 output enables.

Logic Array Blocks

The MAX 7000A device architecture is based on the linking of high-performance LABs. LABs consist of 16-macrocell arrays, as shown in Figure 1. Multiple LABs are linked together via the PIA, a global bus that is fed by all dedicated input pins, I/O pins, and macrocells.

Each LAB is fed by the following signals:

- **3**6 signals from the PIA that are used for general logic inputs
- Global controls that are used for secondary register functions
- Direct input paths from I/O pins to the registers that are used for fast setup times

Parallel Expanders

Parallel expanders are unused product terms that can be allocated to a neighboring macrocell to implement fast, complex logic functions. Parallel expanders allow up to 20 product terms to directly feed the macrocell OR logic, with five product terms provided by the macrocell and 15 parallel expanders provided by neighboring macrocells in the LAB.

The compiler can allocate up to three sets of up to five parallel expanders to the macrocells that require additional product terms. Each set of five parallel expanders incurs a small, incremental timing delay (t_{PEXP}). For example, if a macrocell requires 14 product terms, the compiler uses the five dedicated product terms within the macrocell and allocates two sets of parallel expanders; the first set includes five product terms, and the second set includes four product terms, increasing the total delay by $2 \times t_{PEXP}$.

Two groups of eight macrocells within each LAB (e.g., macrocells 1 through 8 and 9 through 16) form two chains to lend or borrow parallel expanders. A macrocell borrows parallel expanders from lower-numbered macrocells. For example, macrocell 8 can borrow parallel expanders from macrocell 7, from macrocells 7 and 6, or from macrocells 7, 6, and 5. Within each group of eight, the lowest-numbered macrocell can only lend parallel expanders, and the highest-numbered macrocell can only borrow them. Figure 4 shows how parallel expanders can be borrowed from a neighboring macrocell.

Figure 6. I/O Control Block of MAX 7000A Devices



Note:

(1) EPM7032AE, EPM7064AE, EPM7128A, EPM7128AE, EPM7256A, and EPM7256AE devices have six output enable signals. EPM7512AE devices have 10 output enable signals.

When the tri-state buffer control is connected to ground, the output is tri-stated (high impedance) and the I/O pin can be used as a dedicated input. When the tri-state buffer control is connected to V_{CC} , the output is enabled.

The MAX 7000A architecture provides dual I/O feedback, in which macrocell and pin feedbacks are independent. When an I/O pin is configured as an input, the associated macrocell can be used for buried logic.

Programming Times

The time required to implement each of the six programming stages can be broken into the following two elements:

- A pulse time to erase, program, or read the EEPROM cells.
- A shifting time based on the test clock (TCK) frequency and the number of TCK cycles to shift instructions, address, and data into the device.

By combining the pulse and shift times for each of the programming stages, the program or verify time can be derived as a function of the TCK frequency, the number of devices, and specific target device(s). Because different ISP-capable devices have a different number of EEPROM cells, both the total fixed and total variable times are unique for a single device.

Programming a Single MAX 7000A Device

The time required to program a single MAX 7000A device in-system can be calculated from the following formula:

$t_{PROG} = t_{PPULSE} +$	Cycle _{PTCK} f _{TCK}
where: t_{PROG}	= Programming time
t _{PPULSE}	= Sum of the fixed times to erase, program, and verify the EEPROM cells
<i>Cycle_{PTCK}</i>	= Number of TCK cycles to program a device
f _{TCK}	= TCK frequency

The ISP times for a stand-alone verification of a single MAX 7000A device can be calculated from the following formula:

$t_{VER} = t_{VPULSE} + \frac{C_1}{2}$	f _{TCK}
where: t_{VER} t_{VPULSE} $Cycle_{VTCK}$	= Verify time= Sum of the fixed times to verify the EEPROM cells= Number of TCK cycles to verify a device

TADIE 6. MAX TUUUA							
JTAG Instruction	Description						
SAMPLE/PRELOAD	Allows a snapshot of signals at the device pins to be captured and examined during normal device operation, and permits an initial data pattern output at the device pins						
EXTEST	Allows the external circuitry and board-level interconnections to be tested by forcing a test pattern at the output pins and capturing test results at the input pins						
BYPASS	Places the 1-bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through a selected device to adjacent devices during normal device operation						
IDCODE	Selects the IDCODE register and places it between the TDI and TDO pins, allowing the IDCODE to be serially shifted out of TDO						
USERCODE	Selects the 32-bit USERCODE register and places it between the TDI and TDO pins, allowing the USERCODE value to be shifted out of TDO. The USERCODE instruction is available for MAX 7000AE devices only						
UESCODE	These instructions select the user electronic signature (UESCODE) and allow the UESCODE to be shifted out of TDO. UESCODE instructions are available for EPM7128A and EPM7256A devices only.						
ISP Instructions	These instructions are used when programming MAX 7000A devices via the JTAG ports with the MasterBlaster, ByteBlasterMV, or BitBlaster download cable, or using a Jam STAPL File, JBC File, or SVF File via an embedded processor or test equipment.						

Table 8. MAX 7000A JTAG Instructions

The instruction register length of MAX 7000A devices is 10 bits. The user electronic signature (UES) register length in MAX 7000A devices is 16 bits. The MAX 7000AE USERCODE register length is 32 bits. Tables 9 and 10 show the boundary-scan register length and device IDCODE information for MAX 7000A devices.

Table 9. MAX 7000A Boundary-Scan Register Length							
Device	Boundary-Scan Register Length						
EPM7032AE	96						
EPM7064AE	192						
EPM7128A	288						
EPM7128AE	288						
EPM7256A	480						
EPM7256AE	480						
EPM7512AE	624						

Table 10. 32-Bit MAX 7000A Device IDCODE Note (1)									
Device	IDCODE (32 Bits)								
	Version (4 Bits)	Part Number (16 Bits)	Manufacturer's Identity (11 Bits)	1 (1 Bit) (2)					
EPM7032AE	0001	0111 0000 0011 0010	00001101110	1					
EPM7064AE	0001	0111 0000 0110 0100	00001101110	1					
EPM7128A	0000	0111 0001 0010 1000	00001101110	1					
EPM7128AE	0001	0111 0001 0010 1000	00001101110	1					
EPM7256A	0000	0111 0010 0101 0110	00001101110	1					
EPM7256AE	0001	0111 0010 0101 0110	00001101110	1					
EPM7512AE	0001	0111 0101 0001 0010	00001101110	1					

Notes:

(1) The most significant bit (MSB) is on the left.

(2) The least significant bit (LSB) for all JTAG IDCODEs is 1.



See *Application Note 39 (IEEE 1149.1 (JTAG) Boundary-Scan Testing in Altera Devices)* for more information on JTAG BST.

Figure 8 shows timing information for the JTAG signals.



Figure 8. MAX 7000A JTAG Waveforms

Table 11 shows the JTAG timing parameters and values for MAX 7000A devices.

Table 11. JTAG Timing Parameters & Values for MAX 7000A Devices Note (1)								
Symbol	Parameter	Min	Max	Unit				
t _{JCP}	TCK clock period	100		ns				
t _{JCH}	TCK clock high time	50		ns				
t _{JCL}	TCK clock low time	50		ns				
t _{JPSU}	JTAG port setup time	20		ns				
t _{JPH}	JTAG port hold time	45		ns				
t _{JPCO}	JTAG port clock to output		25	ns				
t _{JPZX}	JTAG port high impedance to valid output		25	ns				
t _{JPXZ}	JTAG port valid output to high impedance		25	ns				
t _{JSSU}	Capture register setup time	20		ns				
t _{JSH}	Capture register hold time	45		ns				
t _{JSCO}	Update register clock to output		25	ns				
t _{JSZX}	Update register high impedance to valid output		25	ns				
t _{JSXZ}	Update register valid output to high impedance		25	ns				

Note:

(1) Timing parameters shown in this table apply for all specified VCCIO levels.

VCC

To Test

System

C1 (includes jig

Ŧ

capacitance)

Figure 9. MAX 7000A AC Test Conditions

Power supply transients can affect AC measurements. Simultaneous transitions of multiple outputs should be avoided for accurate measurement. Threshold tests 703 Ω [521 Ω] *≶* must not be performed under AC conditions. Large-amplitude, fast-ground-Device Output current transients normally occur as the device outputs discharge the load capacitances. When these transients flow through the parasitic inductance between 586 Ω [481 Ω] *≥* the device ground pin and the test system ground, significant reductions in Device input observable noise immunity can result. rise and fall Numbers in brackets are for 2.5-V times < 2 ns outputs. Numbers without brackets are for 3.3-V outputs.

Operating Conditions

Tables 13 through 16 provide information on absolute maximum ratings, recommended operating conditions, operating conditions, and capacitance for MAX 7000A devices.

Table 13. MAX 7000A Device Absolute Maximum Ratings Note (1)									
Symbol	Parameter	Conditions	Min	Max	Unit				
V _{CC}	Supply voltage	With respect to ground (2)	-0.5	4.6	V				
VI	DC input voltage		-2.0	5.75	V				
I _{OUT}	DC output current, per pin		-25	25	mA				
T _{STG}	Storage temperature	No bias	-65	150	°C				
T _A	Ambient temperature	Under bias	-65	135	°C				
TJ	Junction temperature	BGA, FineLine BGA, PQFP, and TQFP packages, under bias		135	°C				

Table 1	Table 19. EPM7064AE External Timing Parameters Note (1)									
Symbol	Parameter	Conditions	Speed Grade							
				4	-	7	-1	0		
			Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns	
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		4.5		7.5		10.0	ns	
t _{SU}	Global clock setup time	(2)	2.8		4.7		6.2		ns	
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns	
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.1	1.0	5.1	1.0	7.0	ns	
t _{CH}	Global clock high time		2.0		3.0		4.0		ns	
t _{CL}	Global clock low time		2.0		3.0		4.0		ns	
t _{ASU}	Array clock setup time	(2)	1.6		2.6		3.6		ns	
t _{AH}	Array clock hold time	(2)	0.3		0.4		0.6		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.3	1.0	7.2	1.0	9.6	ns	
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns	
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns	
t _{CNT}	Minimum global clock period	(2)		4.5		7.4		10.0	ns	
f _{CNT}	Maximum internal global clock frequency	(2), (4)	222.2		135.1		100.0		MHz	
t _{acnt}	Minimum array clock period	(2)		4.5		7.4		10.0	ns	
f _{acnt}	Maximum internal array clock frequency	(2), (4)	222.2		135.1		100.0		MHz	

Symbol	Parameter	Conditions		Speed Grade					
			-	4		7	-	10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.6		1.1		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.6		1.1		1.4	ns
t _{FIN}	Fast input delay			2.5		3.0		3.7	ns
t _{SEXP}	Shared expander delay			1.8		3.0		3.9	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.5		2.5		3.2	ns
t _{LAC}	Logic control array delay			0.6		1.0		1.2	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.3		1.8	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.8		2.3	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.3		6.8	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.3		2.0		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.0		1.5		1.5		ns
t _{FH}	Register hold time of fast input		1.5		1.5		1.5		ns
t _{RD}	Register delay			0.7		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.6		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.9		2.5	ns

Table 2	Table 21. EPM7128AE External Timing Parameters Note (1)									
Symbol	Parameter	Conditions	Speed Grade							
			-;	5	-	7	-1	0		
			Min	Max	Min	Max	Min	Max		
t _{PD1}	Input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns	
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		5.0		7.5		10	ns	
t _{SU}	Global clock setup time	(2)	3.3		4.9		6.6		ns	
t _H	Global clock hold time	(2)	0.0		0.0		0.0		ns	
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		ns	
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		ns	
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.4	1.0	5.0	1.0	6.6	ns	
t _{CH}	Global clock high time		2.0		3.0		4.0		ns	
t _{CL}	Global clock low time		2.0		3.0		4.0		ns	
t _{ASU}	Array clock setup time	(2)	1.8		2.8		3.8		ns	
t _{AH}	Array clock hold time	(2)	0.2		0.3		0.4		ns	
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	4.9	1.0	7.1	1.0	9.4	ns	
t _{ACH}	Array clock high time		2.0		3.0		4.0		ns	
t _{ACL}	Array clock low time		2.0		3.0		4.0		ns	
t _{CPPW}	Minimum pulse width for clear and preset	(3)	2.0		3.0		4.0		ns	
t _{CNT}	Minimum global clock period	(2)		5.2		7.7		10.2	ns	
f _{CNT}	Maximum internal global clock frequency	(2), (4)	192.3		129.9		98.0		MHz	
t _{acnt}	Minimum array clock period	(2)		5.2		7.7		10.2	ns	
f _{acnt}	Maximum internal array clock frequency	(2), (4)	192.3		129.9		98.0		MHz	

Symbol	Parameter	Conditions		Speed Grade					Unit
			-	5	-	7		10	
			Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.7		1.0		1.4	ns
t _{IO}	I/O input pad and buffer delay			0.7		1.0		1.4	ns
t _{FIN}	Fast input delay			2.5		3.0		3.4	ns
t _{SEXP}	Shared expander delay			2.0		2.9		3.8	ns
t _{PEXP}	Parallel expander delay			0.4		0.7		0.9	ns
t _{LAD}	Logic array delay			1.6		2.4		3.1	ns
t _{LAC}	Logic control array delay			0.7		1.0		1.3	ns
t _{IOE}	Internal output enable delay			0.0		0.0		0.0	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		0.8		1.2		1.6	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		1.3		1.7		2.1	ns
t _{OD3}	Output buffer and pad delay, slow slew rate = on $V_{CCIO} = 2.5 V \text{ or } 3.3 V$	C1 = 35 pF		5.8		6.2		6.6	ns
t _{ZX1}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0	ns
t _{ZX2}	Output buffer enable delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5	ns
t _{ZX3}	Output buffer enable delay, slow slew rate = on $V_{CCIO} = 3.3 V$	C1 = 35 pF		9.0		9.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0	ns
t _{SU}	Register setup time		1.4		2.1		2.9		ns
t _H	Register hold time		0.6		1.0		1.3		ns
t _{FSU}	Register setup time of fast input		1.1		1.6		1.6		ns
t _{FH}	Register hold time of fast input		1.4		1.4		1.4		ns
t _{RD}	Register delay			0.8		1.2		1.6	ns
t _{COMB}	Combinatorial delay			0.5		0.9		1.3	ns
t _{IC}	Array clock delay			1.2		1.7		2.2	ns

Table 24. EPM7256AE Internal Timing Parameters (Part 2 of 2) Note (1)										
Symbol	Parameter	Conditions	Speed Grade							
			-	5	-7		-10		1	
			Min	Max	Min	Max	Min	Max	1	
t _{IC}	Array clock delay			1.2		1.6		2.1	ns	
t _{EN}	Register enable time			0.8		1.0		1.3	ns	
t _{GLOB}	Global control delay			1.0		1.5		2.0	ns	
t _{PRE}	Register preset time			1.6		2.3		3.0	ns	
t _{CLR}	Register clear time			1.6		2.3		3.0	ns	
t _{PIA}	PIA delay	(2)		1.7		2.4		3.2	ns	
t _{LPA}	Low-power adder	(6)		4.0		4.0		5.0	ns	

Table 29. EPM7256A External Timing Parameters Note (1)											
Symbol	Parameter	Conditions	Speed Grade							Unit	
			-	6	-	-7		-10		-12	
			Min	Max	Min	Max	Min	Мах	Min	Max	
t _{PD1}	Input to non-registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{PD2}	I/O input to non- registered output	C1 = 35 pF (2)		6.0		7.5		10.0		12.0	ns
t _{SU}	Global clock setup time	(2)	3.7		4.6		6.2		7.4		ns
t _H	Global clock hold time	(2)	0.0		0.0		0.0		0.0		ns
t _{FSU}	Global clock setup time of fast input		2.5		3.0		3.0		3.0		ns
t _{FH}	Global clock hold time of fast input		0.0		0.0		0.0		0.0		ns
t _{CO1}	Global clock to output delay	C1 = 35 pF	1.0	3.3	1.0	4.2	1.0	5.5	1.0	6.6	ns
t _{CH}	Global clock high time		3.0		3.0		4.0		4.0		ns
t _{CL}	Global clock low time		3.0		3.0		4.0		4.0		ns
t _{ASU}	Array clock setup time	(2)	0.8		1.0		1.4		1.6		ns
t _{AH}	Array clock hold time	(2)	1.9		2.7		4.0		5.1		ns
t _{ACO1}	Array clock to output delay	C1 = 35 pF (2)	1.0	6.2	1.0	7.8	1.0	10.3	1.0	12.4	ns
t _{ACH}	Array clock high time		3.0		3.0		4.0		4.0		ns
t _{ACL}	Array clock low time		3.0		3.0		4.0		4.0		ns
t _{CPPW}	Minimum pulse width for clear and preset	(3)	3.0		3.0		4.0		4.0		ns
t _{CNT}	Minimum global clock period	(2)		6.4		8.0		10.7		12.8	ns
f _{CNT}	Maximum internal global clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz
t _{acnt}	Minimum array clock period	(2)		6.4		8.0		10.7		12.8	ns
f _{acnt}	Maximum internal array clock frequency	(2), (4)	156.3		125.0		93.5		78.1		MHz

Symbol	Parameter	Conditions				Speed	Grade				Unit
			-6		-7		-10		-12		1
			Min	Мах	Min	Max	Min	Max	Min	Max	
t _{IN}	Input pad and buffer delay			0.3		0.4		0.5		0.6	ns
t _{IO}	I/O input pad and buffer delay			0.3		0.4		0.5		0.6	ns
t _{FIN}	Fast input delay			2.4		3.0		3.4		3.8	ns
t _{SEXP}	Shared expander delay			2.8		3.5		4.7		5.6	ns
t _{PEXP}	Parallel expander delay			0.5		0.6		0.8		1.0	ns
t _{LAD}	Logic array delay			2.5		3.1		4.2		5.0	ns
t _{LAC}	Logic control array delay			2.5		3.1		4.2		5.0	ns
t _{IOE}	Internal output enable delay			0.2		0.3		0.4		0.5	ns
t _{OD1}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 3.3 \text{ V}$	C1 = 35 pF		0.3		0.4		0.5		0.6	ns
t _{OD2}	Output buffer and pad delay, slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		0.8		0.9		1.0		1.1	ns
t _{OD3}	Output buffer and pad delay slow slew rate = on V_{CCIO} = 2.5 V or 3.3 V	C1 = 35 pF		5.3		5.4		5.5		5.6	ns
t _{ZX1}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 3.3 V$	C1 = 35 pF		4.0		4.0		5.0		5.0	ns
t _{ZX2}	Output buffer enable delay slow slew rate = off $V_{CCIO} = 2.5 V$	C1 = 35 pF (5)		4.5		4.5		5.5		5.5	ns
t _{ZX3}	Output buffer enable delay slow slew rate = on $V_{CCIO} = 2.5$ V or 3.3 V	C1 = 35 pF		9.0		9.0		10.0		10.0	ns
t _{XZ}	Output buffer disable delay	C1 = 5 pF		4.0		4.0		5.0		5.0	ns
t _{SU}	Register setup time		1.0		1.3		1.7		2.0		ns
t _H	Register hold time		1.7		2.4		3.7		4.7		ns
t _{FSU}	Register setup time of fast input		1.2		1.4		1.4		1.4		ns
t _{FH}	Register hold time of fast input		1.3		1.6		1.6		1.6		ns
t _{RD}	Register delay			1.6		2.0		2.7		3.2	ns

Figure 13 shows the typical supply current versus frequency for MAX 7000A devices.





EPM7128A & EPM7128AE



Figure 17. 100-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.



Figure 18. 100-Pin FineLine BGA Package Pin-Out Diagram



Figure 19. 144-Pin TQFP Package Pin-Out Diagram

Package outline not drawn to scale.



Figure 20. 169-Pin Ultra FineLine BGA Package Pin-Out Diagram

Package outline not drawn to scale.



Version 4.3

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.3:

- Added extended temperature devices to document
- Updated Table 14.

Version 4.2

The following changes were made in the *MAX* 7000A Programmable Logic Device Data Sheet version 4.2:

- Removed *Note* (1) from Table 2.
- Removed *Note* (4) from Tables 3 and 4.

Version 4.1

The following changes were made in the *MAX 7000A Programmable Logic Device Data Sheet* version 4.1:

- Updated leakage current information in Table 15.
- Updated Note (9) of Table 15.
- Updated *Note* (1) of Tables 17 through 30.



101 Innovation Drive San Jose, CA 95134 (408) 544-7000 http://www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: lit_req@altera.com Copyright © 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera valtera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. **Ex. EN ISO 9001**

101 111 100 000